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Abstract
In this dissertation I present my thesis:
A high-level type system is a good aid for developing signal process-
ing programs in handwritten Digital Signal Processor (DSP) assembler
code.
The problem behind the thesis is that it if often necessary to programing
software for embedded systems in assembler language. However, program-
ming in assembler causes numerous problems, such as memory corruption,
for instance.
To test the thesis I define a model assembler language called Feather-
weight DSP which captures some of the essential features of a real cus-
tom DSP used in the industrial partner’s digital hearing aids. I present a
baseline type system which is the type system of DTAL adapted to Feath-
erweight DSP. I then explain two classes of programs that uncovers some
shortcomings of the baseline type systesm. The classes of problematic pro-
grams are exemplified by a procedure that initialises an array for reuse, and
a procedure that computes point-wise vector multiplication. The latter uses
a common idiom of prefetching memory resulting in out-of-bounds reading
from memory. I present two extensions to the baseline type system: The
first extension is a simple modification of some type rules to allow out-of-
bounds reading from memory. The second extension is based on two major
modifications of the baseline type system:
• Abandoning the type-invariance principle of memory locations and us-
ing a variation of alias types instead.
• Introducing aggregate types, making it possible to have different views
of a block of memory, thus enabling type checking of programs that
directly manage and reuse memory.
I show that both the baseline type system and the extended type system can
be used to give type annotations to handwritten DSP assembler code, and
that these annotations precisely and succinctly describe the requirements of a
procedure. I implement a proof-of-concept type checker for both the baseline
type system and the extensions. I get good performance results on a small
benchmark suite of programs representative of handwritten DSP assembler
code. These empirical results are encouraging and strongly suggest that it is
possible to build a robust implementation of the type checker which is fast
enough to be called every time the compiler is called, and thus can be an
integrated part of the development process.
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Chapter 1
Types and DSP Assembler
Language
1.1 My Thesis
The thesis I shall argue in this dissertation is:
A high-level type system is a good aid for developing signal processing
programs in handwritten Digital Signal Processor assembler code.
Why should anybody be interested in handwritten assembler code? The last
forty years has seen substantial developments of high-level languages to ad-
dress the difficulties of programming in assembler. Today most applications
for desktop computers and servers are written in high-level languages.
However, for embedded software (that is, the software part of an embedded
system) the situation is different. Here we find that assembler still domi-
nates. The reason for this is that much of the hardware used for embedded
systems is custom-made, thus good compilers for high-level languages are
not readily available. Furthermore, the hardware is often so resource con-
strained that high-level languages are simply not usable. A digital hearing
aid is an example of such a resource constrained embedded system.
In this dissertation I focus on embedded software where signal processing
is a key component. This is relevant for digital hearing aids, mobile phones,
vehicles, mp3 players, audio-video-equipment, toys, weapons, and other sys-
tems that need to process, for example, sensor readings in a time critical
manner. This kind of system often contains at least one Digital Signal Proces-
sor (DSP). A DSP is a special purpose CPU designed for signal processing.
DSPs have an instruction set that makes it possible to implement typical sig-
nal processing algorithms efficiently and succinctly. Digital hearing aids are
a good example of embedded systems for signal processing because:
• digital hearing aids are inherently extremely resource constrained;
• the software consists almost exclusively of signal processing code.
1
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1.1.1 Resource Constrained Embedded Systems
In some sense all computer systems are resource constrained, but desktop
computers and servers often have enough resources so that the constraints
are not a problem. Most embedded system have much harder constraints
on memory size, power and overall dimensions. However their computing
requirements are by no means low. Code in embedded systems must neces-
sarily be fast, compact, and also energy-efficient. If the code is not getting
the most out of the hardware then it can be necessary to use more power-
ful hardware in the embedded system. More powerful hardware uses more
energy, can have bigger physical dimensions, or can be more expensive.
Correctness of the code running in an embedded system is also important.
It can be hard to upgrade the code running in an embedded system. And
often it is only the manufacturers who has the equipment and knowledge to
perform such an upgrade.
1.1.2 Difficulties of Assembler Language
Let us reiterate why programming in assembler language is difficult. The
main reasons are:
• The low level of abstraction. Assembler language does not provide syn-
tactic constructs for making abstractions (except that most assemblers
have some support for macros).
• Allows untrapped errors. Assembler language enforces few restrictions.
It is easy to make a programming error that corrupts an important data
structure and this error can go undetected for an arbitrary length of
time and then cause arbitrary behaviour of the program. Using the
terminology of Cardelli [5] we say that assembler language permits un-
trapped errors. Untrapped errors can be difficult to find using testing,
because a symptom of the error may only reveal itself when a seemingly
unrelated action takes place.
(Trapped errors, on the other hand, are errors that cause the computa-
tion to stop immediately. Trapped errors are not as time consuming to
find as untrapped errors, because trapped errors can usually be found
using simple testing.)
These two reasons also make it hard to maintain programs written in assem-
bler. Hence, assembler programmers often follow strict coding conventions,
including conventions for documenting code to a specific, detailed, format.
1.1.3 High-level Languages
High-level languages are often inappropriate for embedded software, be-
cause it is common for a program written in a high-level language to de-
mand an order of magnitude more resources than a similar program written
in hand-optimised assembler code. For custom-made hardware it can be dif-
ficult or costly to develop a compiler for a high-level language.
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Let us try to break down the features high-level languages provide to
overcome the difficulties of assembler programming:
1. Language constructs. To raise the level of abstraction, high-level lan-
guages provide constructs such as procedures, functions, objects, al-
gebraic data types, threads, pattern matching, closures, records, and
arrays. These constructs are a tremendous help for programming, be-
cause the programmer is liberated from the concerns of the low-level
hardware details of the platform. For most applications the overhead
from using these constructs are negligible. For embedded software,
however, this overhead is often unaffordable.
2. Runtime systems. Most high-level languages rely on a runtime system
to support the high-level language constructs. The runtime system
also provides support for features such as: dynamic memory alloca-
tion, runtime type inspection, thread creation, communication with the
operating system, and perhaps garbage collection.
3. Type systems. Many high-level languages come with more or less ad-
vanced type systems. Type systems define the static semantics of pro-
grams and allow us to reject certain classes of faulty programs at com-
pile time. In this dissertation I am only concerned with static type
systems; dynamic type systems are regarded as a runtime system fea-
ture.
Of these three classes of features it is only the first two that directly im-
pose an overhead at runtime. Type systems, on the other hand, can impose
an indirect overhead because certain clever programs will be rejected as unty-
peable despite being correct. Still, static type systems have desirable features
such as these:
• Types provide a succinct and precise notation for documenting interfaces
of different program components. Because types are checked by the
compiler, this kind of documentation is always consistent with the code.
• Types can be used to express invariants in the program. If the invari-
ants are not satisfied, the compiler will report the violation with an
error message. Thus, program defects (bugs) are caught early in the
development process.
• Types can help raise the abstraction level in two ways: (1) types give the
programmer a notation to describe the model she has in mind, and (2) it
is possible to write generic high-level code (using, for example, function
as parameters), which is error-prone in practise unless you have some
tool to keep track of whether all invariants are satisfied.
Hence, it seems like a worthwhile goal to try and leverage the advances in
type systems research to improve the tool support for assembler program-
ming.
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1.1.4 In This Dissertation
Morrisett et al. [36] and Xi and Harper [55] have studied how to design type
systems suitable for very low-level languages and provide results that ap-
pear readily applicable. But the work by Morrisett et al. and Xi and Harper
concentrates on assembler language used as target language, whereas I con-
centrate on assembler used as source language. In this dissertation:
• I show how to apply the techniques developed by Morrisett et al. and
Xi and Harper to handwritten assembler code for digital hearing aids.
• I present a type system for digital hearing aids assembler code, and
argue that the type system is useful for documenting code and catching
errors.
In this dissertation, I concentrate on the following classes of errors:
• Giving nonsensical arguments to instructions.
• Inappropriate memory access, that is, writing or reading outside the in-
tended memory block (this is sometimes called memory safety violation).
• Calling conventions violations.
1.2 A Bird’s Eye View of the Project
This section gives a simplified account of the refinement process that lead to
the formulation of my thesis presented in the previous section.
My thesis is a specific sub-problem of a more general problem statement,
posed as a research challenge by the industrial partner:
Goal 0: Make it easier to develop software for our digital hearing aids.
This was the problem statement I started with at the beginning of my Ph.D.
project. I quickly reformulated it into a thesis suited for my background:
Thesis 1: Modern programming language technology can make it easier
to develop software for digital hearing aids.
This thesis is too general. The design space for solutions is too large. What
does it for example mean to “make it easier to develop software”? Should
our goal be to make the development time shorter; to make the software
more correct; to make the resulting software faster; or to make the source
code more succinct. And what means should we use: is it a huge library of
useful components we are looking for; is it a new domain specific language;
or is it an integrated development environment that aids developers with
editing tasks, revision control, interactive experimentation and simulation,
test suite building, documentation, and debugging? I decided that making
it easier to develop software for digital hearing aids should mean that it is
possible to catch certain classes of untrapped (and trapped) errors early in
the development process; and that I would use a type system to reach this
goal.
Thus, we now have the thesis presented in the last section:
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Thesis 2: A high-level type system is a good aid for developing signal
processing programs in handwritten DSP assembler code.
But how can we test this thesis? For a type system to be a good aid in practice,
there are a number of constraints that must be satisfied:
1. It should be theoretically possible to catch the kind of errors we want
to avoid in the kinds of programs we want to write;
2. it must be feasible to implement a type checker for the type system, that
is, the type system must not be overly complicated;
3. and it must be practical to use the type checker, that is, the type checker
must not use excessive amounts of time to check programs we want to
check, and we should not be forced to write unreasonable amounts of
type annotations in programs we want to check.
To test the first constraint, I developed a formal model assembler language
Featherweight DSP and tried to adapt the work of Xi and Harper (DTAL) to
this assembler language. That is, I tested the following thesis:
Thesis 3: DTAL can be straightforwardly adapted to Featherweight
DSP, and the resulting system can be used to conduct a case study to
show the usefulness of such a system.
When I tried to adapt DTAL to Featherweight DSP I found that the resulting
system could not be used to catch all the kinds of errors I wanted to prevent,
as we shall see in Chapter 3. Thus, this thesis had to be rejected.
After I had rejected Thesis 3, I worked with the following thesis:
Thesis 4: DTAL can be adapted, with some fundamental modifications,
to Featherweight DSP. The resulting system is feasible to implement,
and is practical to use.
This final thesis is what this dissertation will address and demonstrate. It
also shows the validity of the more general thesis stated in Section 1.1.
During the project, I have worked with the following guidelines, which
to a certain extent are orthogonal to the thesis itself:
• Support current practise. I wanted to show that state-of-the-art research
results can be transferred to the field of handwritten DSP assembler
code, and give immediate results. That is, the DSP engineers should be
able to transfer their expertise and domain knowledge in writing hand-
optimised assembler code. This means that a radically new program-
ming language or development methodology is inappropriate. The pro-
posed type systems should be able to accommodate the current style of
programming.
• No new inventions. This might sound like a strange guideline to pur-
sue in a Ph.D. project. But the gist of this guideline is that instead of
reinventing the wheel myself (perhaps in a slightly squarish shape), I
would rather take some promising research results and try to apply
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them to the field of handwritten DSP assembler code. This way, I hope,
has resulted in some more robust results. But, as we shall see in Chap-
ter 3, I had to abandon this guideline. Since I needed to extend the
DTAL type system with some novel type construct to get a useful type
system.
1.3 What This Dissertation is not About
In this section I enumerate some subjects which are interesting to investigate
when trying to harvest advances in programming language technology to
make it easier to develop software for embedded DSPs. But all of these
subjects are outside the scope of this dissertation and are not discussed or
considered further.
• Code generation. Clearly the best way to overcome the difficulties of
programming in assembler is simply to stop programming in assem-
bler, and program in a high-level language, such as C. But then we
need a compiler that can generate code for our high-level language of
choice. To be competitive with hand-written assembler code, the code
generator must utilise features usually found in embedded DSPs, such
as: clusters of multiple functional units, multiple memory banks, low
power operation, special instructions.
• Design methodology. For embedded systems, the hardware and software
are sometimes designed together. This is called co-design. In co-design
it is important to find the correct way to divide the system into parts
that are implemented in software and parts that are implemented in
hardware.
• Developing new signal processing algorithms. An important part of making
a good hearing aid, for example, is to find or develop algorithms that
can transform the sound in the desired way. These algorithms should
be possible to implement efficiently on a DSP platform.
1.4 Inspirational Work
In this section I briefly introduce and summarise some of the work that has
provided inspiration for the work presented in this dissertation. Some of it
is technically related closely to my own work, some less so. We shall return
to a more technical comparison in Chapter 6.
1.4.1 Typed Assembler Language
Typed assembler language (TAL) as introduced by Morrisett et al. [33, 35, 36]
is a byproduct of the desire to have types available throughout the entire
compilation process, right down to assembler level. Having types available
for all intermediate representations is a great debugging aid when develop-
ing a compiler, and the types can be used for directing optimisations. Thus,
TAL is designed to be machine-generated rather than handwritten.
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The basic idea of TAL is to take a conventional assembler language and
add type annotations to the syntax. A type checker can then check that the
type annotations are correct, ensuring basic safety properties.
The TAL type system is based on a variant of the Girard–Reynolds poly-
morphic lambda calculus, also known as System F [17, 48]. The typing facil-
ities provided by System F and the extensions to System F make it possible
to encode high-level language features such as abstract data types, closures,
objects, and continuations. This expressiveness makes TAL a more generic
target language than for instance the Java Virtual Machine (JVM) bytecode
[30]. The JVM instruction-set is tailored to Java specific language constructs
such as classes and methods.
There are several different versions and presentations of TAL with (mi-
nor) variations in the type system. The most recently described version of
TAL is called Stack-based TAL [36] and is based on a model assembler lan-
guage. There is also an implementation of TAL for the IA32 instruction set
architecture (i.e., the Intel x86) called TALx86 to show that the techniques
scale from an academic toy assembler language to a real assembler language
[34]. I shall just call all these different variations TAL.
Figure 1.1 shows the TAL code, and the corresponding C function, for
multiplying two vectors, point by point. The most interesting part in Fig-
ure 1.1 is the type for vecpmult:
vecpmult: (’r)
[r0: int, r1: int array, r2: int array,
sp: [sp: int array :: ’r] :: ’r]
This type succinctly describes the calling convention for vecpmult: argu-
ments are in the registers r0, r1, and r2; the return address is the top element
on the stack pointed to by sp; the result should be on the stack upon return;
and the caller saves registers. In more detail: vecpmult is a label (that is what
the []’s means) of some code that expects an integer in r0 (r0: int), and
two integer arrays in r1 and r2. The stack has this form:
[sp: int array :: ’r] :: ’r
That is, it contains at least one element. The top element of the stack is an
address of some code that expects the top of stack to be an integer array: An
important point to note here is how parametric polymorphism, via the stack
variable ’r, is used to abstract the shape of the stack. We can see this because
’r occurs twice in this type.
While the example shows that it is feasible and usable to have types at as-
sembler level, the example also shows where the TAL type system falls short.
For example, we are not able to express the following requirements: the ar-
rays in r1 and r2 should have the same length, n, r0 should contain n, and
the array returned on the stack will also have length n. The type system for
DTAL (described in the following section) allows us to express requirements
of this form. Another weakness of TAL is that it oriented towards dynamic
memory allocation. TAL relies on a runtime system with a garbage collector.
In addition, to preserve memory safety, all load and store instructions have
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1 vecpmult: (’r)
2 [r0: int, r1: int array, r2: int array,
3 sp: [sp: int array :: ’r] :: ’r]
4 malloc[int] r3, 0, r0
5 mov r4, 0
6 jmp test
7
8 loop: (’r)
9 [r0: int, r1: int array, r2: int array,
10 sp: [sp: int array :: ’r] :: ’r,
11 r3: int array, r4: int ]
12 load r5, r1(r4)
13 load r6, r2(r4)
14 mul r5, r5, r6
15 store r3(r4), r5
16 add r4, r4, 1
17
18 test: (’r)
19 [r0: int, r1: int array, r2: int array,
20 sp: [sp: int array :: ’r] :: ’r,
21 r3: int array, r4: int ]
22 sub r5, r4, r0
23 blt r5, loop
24 pop r0
25 push r3
26 jmp r0
(a) TAL version
1 int* vecpmult(int n, int x[], int y[]) {
2 int *res = (int *) malloc(n*sizeof(int));
3 for(int k = 0; k < n; k++)
4 res[k] = x[k] * y[k];
5 return res;
6 }
(b) C version
Figure 1.1: Point-wise vector multiplication in TAL and in C.
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to perform bounds checks at runtime. These are good design decisions for
the original domains for which TAL is designed, that is, as compiler interme-
diate language and later as a secure mobile code platform. But for embedded
systems these are troublesome decisions imposing too large a runtime over-
head.
1.4.2 Dependently Typed Assembler Language
Xi and Harper [55] enrich the type system of TAL with a restricted form of
dependent types, called indexed types (sometimes also called singleton types).
The result is calledDependently Typed Assembler Language (DTAL), because the
types have first-order dependency on integer relations.
Index types are introduced to allow for more fine-grained control over
memory safety so they support, for example, the elimination of array bounds
checks. This is done by indexing the type int and the type constructor array
with an integer expression (an index expression): int(e) and array(e). The
meaning of indexed types is that every integer expression of type int(e)
must have value equal to e and all arrays of type array(e) must have e el-
ements. Only Presburger arithmetic is allowed in the index expressions, that
is, integer variables, integer constants, additions, and multiplication with
constants. Index expressions may contain variables, bound in an index con-
text. The index context also contains a Presburger formula that constraints
the domain of variables. Presburger formulae allow quantifiers over integer
variables, relation expressions over Presburger expressions, and the usual
Boolean connectives. Presburger arithmetic is a decidable theory (see Pres-
burger [43] or Hopcroft and Ullman [25, page 354]).
To ensure that the type system is decidable, only Presburger arithmetic is
allowed in the index expressions. That is, integer variables, quantifiers over
integer variables, integer constants, addition, and subtraction [43].
Figure 1.2 shows the DTAL version of point-wise vector multiplication.
Compared to the TAL version in Figure 1.1(a) only the type annotations have
changed. The type annotations have only been changed by adding index
expressions and index contexts. These are the underlined parts in Figure 1.2.
The most interesting type annotation in Figure 1.2 is the type for the label
loop:
loop: (’r){n:nat, k:nat | k < n}
[r0: int(n), r1: int array(n), r2: int array(n),
sp: [sp: int array(n) :: ’r] :: ’r,
r3: int array(n), r4: int(k) ]
The type specifies that before control is transferred to the code at loop we
must satisfy that r0 contains a natural number n, the registers r1, r2, and
r3 contain integer arrays with n elements, and r4 contains a natural number,
k, that is strictly smaller than n. The DTAL types ensures that the load
and store instructions are safe although they do not perform any bounds
checks at runtime. Nevertheless, DTAL still relies on a runtime system with
a garbage collector.
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1 vecpmult: (’r){n:nat}
2 [r0: int(n), r1: int array(n), r2: int array(n),
3 sp: [sp: int array(n) :: ’r] :: ’r]
4 malloc[int] r3, 0, r0
5 mov r4, 0
6 jmp test
7
8 loop: (’r){n:nat, k:nat | k < n}
9 [r0: int(n), r1: int array(n), r2: int array(n),
10 sp: [sp: int array(n) :: ’r] :: ’r,
11 r3: int array(n), r4: int(k) ]
12 load r5, r1(r4)
13 load r6, r2(r4)
14 mul r5, r5, r6
15 store r3(r4), r5
16 add r4, r4, 1
17
18 test: (’r){n:nat, k:nat}
19 [r0: int(n), r1: int array(n), r2: int array(n),
20 sp: [sp: int array(n) :: ’r] :: ’r,
21 r3: int array(n), r4: int(k) ]
22 sub r5, r4, r0
23 blt r5, loop
24 pop r0
25 push r3
26 jmp r0
Figure 1.2: Point-wise vector multiplication in DTAL
1.4.3 Alias Types
The common technique for proving type safety for a language with imper-
ative memory operations is based upon type-invariance of memory locations.
That is, that the type of a given memory location must not change during the
evaluation of a program. When this invariant is maintained it is straightfor-
ward to prove a subject-reduction or type-preservation property [54, 23]. The
drawback is that type-invariance makes it difficult to support memory reuse
and initialisation in a nice manner. The type τ of a memory location ℓ cannot
change, so it must initially have type τ and after each evaluation step ℓ must
still have type τ.
Alias types by Smith et al. [50], Walker and Morrisett [52]; and [53, Chap-
ter 3] are an alternative to the type-invariance principle, designed for low-
level languages such as TAL. Alias types track alias information in the type
system, and make it sound to have memory locations that can hold objects
of different types during evaluation. Thus, alias types allow memory reuse,
sharing, and initialisation.
The basic ideas behind alias types are: to introduce one level of indirection
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ℓ1
ℓ2
ℓ3
42
23
18
{ℓ1 7→ ptr(ℓ3),
ℓ2 7→ (ptr(ℓ3), 18),
ℓ3 7→ (42, 23)}
(a) A shared pair
ℓ1
42
23
18
{ℓ1 7→ (42, 23, 18, ptr(ℓ1))}
(b) A cyclic structure
Figure 1.3: Examples of store and pointer types.
to the type system by making the store visible in the types, and use singleton
types to keep track of alias information by ensuring that names of memory
locations are unique. That is, the basic parts of alias type are:
• A store type (also called an aliasing constraint) that is a finite mapping
from locations to types.
• For a given location ℓ the type for a pointer to that location is ptr(ℓ).
This type is a singleton type, any pointer described by the type ptr(ℓ)
is a pointer to the one location ℓ and to no other location.
Figure 1.3 show some examples of using alias types. Figure 1.3(a) shows a
store with a pair at location ℓ3, at location ℓ1 is a pointer to location ℓ3, and at
location ℓ2 is a pair where the first component is a pointer to location ℓ3 and
the second component is an integer. Figure 1.3(b) show a cyclic structure: a
single location ℓ1 that contains a quadruple where the last component is a
pointer back to location ℓ1.
To this basic idea, alias types add the following type-theoretic abstraction
mechanisms:
Location Polymorphism Often a specific piece of code does not depend on a
specific location ℓ in memory. Location polymorphism introduce location
variables ρ. Enabling code which is independent of absolute locations.
Store Polymorphism A specific procedure only operates over a portion of
the store. To use that procedure in multiple contexts, the irrelevant
portions of the store are abstracted away using store polymorphism, that
is, by introducing store variables ǫ. For example, a store described by
the type ǫ + {ℓ 7→ τ} is a store of some unknown size and shape ǫ as
well as a location ℓ containing values of type τ, where all the locations
in ǫ are distinct from ℓ.
Walker and Morrisett [52] and [53, Chapter 3] also describe how tagged
unions and recursive types can be handled. Alias type have been used in
some versions of TAL.
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1.4.4 Cyclone
Cyclone is a safe dialect of C described in [28, 22]. Cyclone shares many goals
with the work presented in this dissertation—which is not surprising because
both Cyclone and my work are based on TAL. Cyclone is a low-level language
with a high-level type system. Cyclone is targeted at handwritten code. But
Cyclone is not targeted at embedded software and makes trade-offs which
are inappropriate for resource-constrained embedded systems. The focus
for Cyclone is to make it possible to build secure system-level software for
desktop computers. I have not used any techniques directly from Cyclone,
but Cyclone has been inspirational for the emphasis on supporting existing
practice and handling existing programs.
1.4.5 Separation Logic
Separation logic and bunched implications by Reynolds [47], Ishtiaq and O’Hearn
[26], O’Hearn and Pym [39] is an extension of Hoare-logic [24] that permits
reasoning about low-level imperative programs that use shared mutable data
structures.
While I have not used any particular technique from this work, separation
logic has been inspirational for the way I handle locations in Chapter 2 and
Chapter 3.
1.5 Notation
Finite maps are ubiquitous in the presented static and dynamic semantics. A
finite map is a function with finite domain. If F is a finite map and F(x) = y
we say that x is bound to y in F. The map that (only) binds xi to yi for
1 ≤ i ≤ n is written {x1 7→ y1, . . . , xn 7→ yn} or {x1 : y1, . . . , xn : yn}; the
empty map (i.e., the map with domain ∅) is written ∅ or {}. We denote the
domain of F by dom(F) and the range of F by rng(F). To extend a finite
mapping F we use the syntax F{x 7→ v} which maps x to v even if x is
already in the domain of F. We lift this so that we can compose one mapping
F1 with another mapping F2:
(F1 + F2)(x) ≡
{
F2(x) if x ∈ dom(F2),
F1(x) otherwise.
1.6 Outline of Dissertation
The rest of this dissertation is organised as follows. Chapter 2 provides de-
tails about the custom DSP used in the industrial partner’s hearing aids and
the programming style used when programming for embedded DSPs and
introduces a simple model assembler language called Featherweight DSP. In
Chapter 3 I present a DTAL type system adapted for Featherweight DSP,
discuss the shortcomings of this system, and I present an extended version
of the type system based on alias types. Chapter 4 contains some exam-
ples. Chapter 5 gives an overview of my proof-of-concept implementation
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of a type checker for Featherweight DSP, and presents experimental results.
In Chapter 6 I discuss how the work presented in this dissertation can be
extended, compare work to related work, and discuss how this work could
be used in a bigger context. Finally, Chapter 7 summarises my contributions
and concludes.
Chapter 2
Featherweight DSP
As stated in Chapter 1, the focus of this dissertation is assembler programs for
embedded systems where digital signal processing is a key component. That is,
embedded systems containing Digital Signal Processors (DSPs).
This chapter gives an cursory overview of the assembler language for the cus-
tom DSP used in the industrial partner’s hearing aids. This description is both a
description of the custom DSP hardware and also a description of typical pro-
grams for this DSP. I present some statistics for the code found in the industrial
partner’s hearing aids.
Finally I present a formal model assembler language, called Featherweight
DSP, that captures the important features of the full assembler language for the
custom DSP.
2.1 The Custom DSP Architecture
This section describes the custom DSP hardware. The intention of this sec-
tion is to give an intuitive feeling of the custom DSP platform, and to give
a quick survey of the various architectural features commonly found on em-
bedded DSPs. The description of the hardware is not meant to be a reference
description useful for, for example, a compiler implementor. Hence, this sec-
tion does not contain a complete listing of the custom DSP instruction set.
Figure 2.1 shows the custom DSP architecture.
2.1.1 Registers
The custom DSP processor has five sets of registers: accumulators (two kinds
named an and bn, n = 0, 1, 2, 3), data registers (two kinds named xn and yn,
n = 0, 1, 2, 3), index registers (one kind named in, n = 0, . . . , 10), modulo–
offset registers (two kinds named mn and nn, n = 0, . . . , 10), and some pro-
gram control registers (described in Section 2.1.5).
2.1.2 Instruction-level Parallelism
The custom DSP is a static super-scalar architecture (sometimes called a very
long instruction word (VLIW) architecture). This means that some instruc-
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Accumulators
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ALU/MAC
Figure 2.1: Custom DSP architectural overview.
tions can be composed and executed in parallel, in effect forming a “super-
instruction”, also called a composite instruction. In particular, certain arith-
metic operations may be performed in parallel with one or two data memory
access operations.
2.1.3 Memory and Data Paths
There are three memory banks, one bank for code and two banks for data:
X memory and Y memory. There are two data paths: one from X memory
over xn data registers to an accumulators, and another from Y memory over
yn data registers to bn accumulators. These data paths determine which
instructions can be executed in parallel. Data access on the two data paths
can be performed in parallel.
2.1.4 Zero-overhead Looping Hardware
The custom DSP features zero-overhead looping hardware. This is specialised
hardware to supports efficient execution of loops. That is, the custom DSP
has special hardware support for simple loops, so the loops can be executed
without incurring the loop-index-variable-update and conditional-branching
overhead normally associated with loops implemented in software.
On the custom DSP, loops can be nested (up to a constant depth). The
looping hardware is invoked by the do instruction, so we call these loops
do-loops.
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2.1.5 Custom DSP Specifics
This section describes some features in terminology specific to the custom DSP.
The features are not unique to the custom DSP and variants can be found on
other DSPs.
Program Control Unit
The program control unit consists of a program counter (PC), two stacks (a
call stack and a stack for nested loops called the do-stack), and two control
registers: the mode register (MR) and the condition code register (CCR).
The two stack pointers are contained in the MR. The MR also controls
whether interrupts are enabled or disabled, and whether data should be
shifted, rounded, or saturated when moved from accumulators to data regis-
ters or to memory.
The CCR is used for conditional branches and to detect whether the data
in an accumulator needs to be shifted (when the data are moved to data
registers or memory) to minimise loss of precision. The CCR is also used to
detect whether precision has been lost (limiting).
Addressing Modes
The custom DSP supports two addressing modes: direct addressing with an
absolute address in store, indirect addressing where the address is in an index
register. The indirect addressing mode allows the index register that con-
tains the address to be auto incremented. There are three modes for the auto
incrementation: linear where the hardware adds a constant to the address in
the index register, modulo where the hardware increments the address in the
index register with 1 modulo a constant, and reverse binary which is used to
traverse the elements of a block of data in reverse binary order (bit reverse
order).
The modulus–offset registers are used to control the auto incrementation
mode. In modulo mode, only a restricted set of constants can be used as the
modulus (the first fourteen powers of 2).
Peripheral Space
External units may be attached to the custom DSP core processor. These
external units, and some of the internals of the custom DSP processor itself
are accessed and controlled through peripheral space.
2.1.6 Example code: Pointwise vector multiplication
Figure 2.2 shows custom DSP assembler code and corresponding C code for
computing pointwise vector multiplication. In Figure 2.2(a), line 2 through
line 5 provide an example of a do-loop. That is, the do instruction (line 2)
takes two arguments: the number of loop iterations, i7, and the address of
the last instruction, lend. Line 3 is an example of a composite instruction
where two memory loads are executed in parallel. Each of the two loads use
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1 vecpmult:
2 do (i7), lend
3 x0 = xmem[i0]; i0+=1; y0 = ymem[i4]; i4+=1
4 a0=x0*y0
5 lend: xmem[i1] = a0; i1+=1
6 ret
(a) Custom DSP version
1 void vecpmult(int len, float x[], float y[], float result[]) {
2 int i;
3 for(i = 0; i < len; i++)
4 result[i] = x[i] * y[i];
5 }
(b) C version
Figure 2.2: Pointwise vector multiplication in custom DSP assembler code
and in C.
indirect addressing and auto increment the index registers i0 and i4. Line 5
shows how a register can be stored to memory and that auto increment also
works for store operations.
Compared to the C code the register i7 corresponds to variable len, reg-
ister i0 corresponds to the variable x, register i4 corresponds to the variable
y, and the register i1 corresponds to the variable result. The C variable
i does not have a custom DSP counterpart, because we traverse the arrays
pointed to by the registers i0, i4, and i1 by incrementing these registers.
It is interesting to notice that the assembler syntax for the custom DSP
uses infix syntax. With proper indentation of do-loops, the code starts to
resemble high level C code.
2.2 Characteristics of DSP Programs
To design a successful type system for a domain specific assembler language
it is important to exploit any domain specific patterns, and to capture fre-
quently used idioms.
This section presents some qualitative and quantitative characteristics of
embedded DSP code. These characteristics have been identified by examina-
tion of code from [2] and from a snapshot of the code used in the industrial
partner’s digital hearing aids. Using the terminology and taxonomy from
ordinary software we can classify the software for digital hearing aids into
operating system and user code. The user code can further be classified into
application code and library code. In the following, we concentrate only on the
user code, because the operating system code is particular to specific fea-
tures of the hardware and it is hard to extract general design patterns from
this code. The only thing to say about the operating system is that it takes
care of interaction with the hardware. Part of this is the interaction with the
2.2. Characteristics of DSP Programs 19
user of the hearing aid. That is, the operating system monitors the buttons
and dials on the hearing aids and takes care of running the application(s) on
the hearing aid.
2.2.1 Current Development Practice
The typical development process for DSP software is:
1. Experiment and design signal processing algorithms in a high-level lan-
guage, often Matlab.
2. Translate (by hand) the high-level design to C and convert from float-
ing point arithmetic to fixed point arithmetic. Test to ensure that the
converted algorithm still has the desired properties.
3. Translate (by hand) the C code to DSP assembler. Test that the assem-
bler code produces the correct results.
For an informal description of this development process see [31]. Step 2 and
step 3 are especially time consuming and error prone.
2.2.2 Qualitative Characteristics
This section gives a brief overview of what DSP code looks like, when we are
only concerned with general patterns and idioms.
No dynamic memory allocation: The code is arranged so that only statically
allocated, fixed sized buffers (arrays) are used.
Array manipulation is everything: Signal processing algorithms are often
expressed in terms of vector and matrix manipulation. The code is
typically implemented using arrays.
Sequential traversal: With two noticeable exceptions, arrays are traversed
in sequential order. The exceptions are fast Fourier transformation
(FFT) [11] and cyclic buffers. Thus, DSPs often come with special ad-
dress modes making reverse bit indexing (used in FFT) and modulus
indexing (used in cyclic buffers) look like sequential indexing to the
programmer. The addressing modes of the custom DSP, described in
Section 2.1.5, support these too.
No stack: DSPs often do not have a general purpose stack for transferring
procedure arguments and storing local variables. Instead they have
many special purpose registers and sometimes a small special purpose
call-frame stack.
No recursive functions: Recursive functions are not found in DSPs code for
two reasons: the hardware does not have a stack, so recursion is hard to
implement; if the programmer is not careful, recursion naturally leads
to unbounded use of resources.
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Figure 2.3: Graphical illustration of a pipeline that consists of four filters f1,
f2, f3, and f4
Code is organised in small procedures: The code in both [2] and the indus-
trial partner’s digital hearing aids is organised in small procedures.
Each procedure has specific and well-defined functionality, like multi-
plying two vectors, for instance.
No self-modifying code: I have not found any examples of self-modifying
code. Furthermore the code section is usually stored in read-only-
memory, and thus it is not common practice to write self-modifying
code.
Pipeline organisation: There is only one application in a hearing aid, namely
the filter that transforms the sound samples from the microphone be-
fore the transformed samples are played on the loudspeaker. But this
one filter is typically composed of a pipeline of several simpler filters.
Each filter in this pipeline can consists of several stages in the pipeline.
Figure 2.3 shows a diagrammatic pipeline of four filters, three of which
consist of two stages.
2.2.3 Quantitative Characteristics
This section gives some more detailed and quantitative characteristics of the
code used in the industrial partner’s hearing aids. I describe the coding
style used in the application code and in the library code and present some
concrete statistics.
One of the interesting things to note is that both application code and
library code are based on the procedure abstraction, but each type of code
used a different style to implement this abstraction. In the following I use
the word procedure to mean either style.
Applications: As mentioned in the previous section, there is only one appli-
cation in a hearing aid: a filter pipeline. Thus, the application code is
the code for each of the filters in this pipeline.
Each stage of a filter is implemented as a procedure, and the main
style of implementing a procedure is to implement it as a macro. The
justification for this is that the procedure comprising the main pipeline
are just called in sequence and application procedures do not call other
application procedures, so macro expansion is finite.
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Number of procedure macros: 14
Number of procedures with a do loop: 9
Number of procedure macros with nested do loops: 5
Number of procedures with a local jump: 5
Number of procedures with a call: 5
Number of inline code macros: 7
Average size excluding comments (lines of code): 38
Average size including comments (lines of code): 59
Average percentage of the size of comments 35
Total size of all procedures excluding comments (lines of code): 530
Figure 2.4: Statistics for applications
Figure 2.4 presents some statistics for the procedures comprising the
main filter pipeline. These numbers have been collected mostly by
hand. The notion of inline macros comes from the comments in the
source code, we can think of them as helper procedures. A local jump
is one that does not jump outside the procedure body.
Library code: (Also called ROM primitives) Each ROM primitive is imple-
mented as a procedure, and a procedure is implemented as number
of named entry points (that is, symbolic labels) and an instruction se-
quence ending with the return instruction, that pops the return address
from the internal call-stack and jumps to the return address. See Fig-
ure 2.2(a) for an example of a typical ROM primitive.
The code for a procedure is structured so that each procedure consists
of one or more entry points to a preamble. The preamble takes care of
putting the right values in the right registers and setting the address-
ing unit and the like in the right mode. There can be more than one
entry point to the preamble, because sometimes it is more efficient to
skip some of the setup code. After the preamble is the body of the
procedure. The code in Figure 2.2(a) does not include a preamble.
To each procedure is associated a wrapper macro. This macro wraps
the calling convention for the procedure. The reason for this macro
wrapping is to make it easier to patch the preamble (simply by skip-
ping it perhaps) and to relieve the programmer from remembering the
specific calling convention for each procedure. Thus, the convention is
that a procedure should never call another procedure directly, the call
should always happen through the associated macro.
Figure 2.5 presents some statistics for the ROM primitives. These num-
bers have been collected mainly by machine. An interesting thing to
note in Figure 2.5 is that there are only four procedures with nested
loops. In fact, no loops are nested to more than depth 2. A shared body
is one which is associated with two or more macros for different entry
points to the body.
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Number of procedures: 43
Number of procedures with a do loop: 42
Number of procedures with nested do loops: 4
Number of procedures with a local jump: 3
Number of procedures with a call or a long jmp: 0
Average size excluding comments (lines of code): 25
Average size including comments (lines of code): 40
Average percentage of the size of comments 37
Total size of all procedures excluding comments (lines of code): 1074
Number of calls to undefined labels (in macros): 4
Number of shared bodies: 5
Number of procedures where the first label is not a call target: 10
Number of procedures which are not a target of a call: 2
Figure 2.5: Statistics for ROM primitives
2.3 The Essence of the Custom DSP
This section presents the formal model assembly language Featherweight
DSP. The language is used to capture some of the essential features of the cus-
tom DSP: composite instructions, do-loops, the hardware support for proce-
dure abstraction, and sequential traversal of arrays using pointer arithmetic.
The last features is of course not specific to the custom DSP, but pointer
arithmetic is usually ignored in formal model assembly languages because it
is unmanageable. Since our ultimate goal is to design a type system for the
real custom DSP, it is necessary to handle some form of pointer arithmetic.
2.3.1 Syntax of Featherweight DSP
Figure 2.6 contains the syntax for Featherweight DSP, the syntax resembles
the syntax of the custom DSP with only minor deviations. Like a conven-
tional assembler language, a Featherweight DSP program consists of three
parts: a set of labelled instruction sequences, where labels are used as sym-
bolic addresses for control transfer instructions; a set of labelled data loca-
tions, here the data can be in either X or Y memory; and start label (ℓi in the
figure) which is where the program is started. In the syntax, I use r to rep-
resent a register operand, v to represent an operand that is either a register
or an immediate word-sized value, and c to range over word-sized constants,
that is, an integer i, a fixed-point number f , or a code or date label ℓ.
Small instructions
Instructions are divided into two kinds: those that can be executed in parallel
in a composite instruction, and those that cannot be executed in parallel.
The former kind are called small instructions, sins, and the latter are simply
called instructions, ins. The syntax for small instructions should be mostly
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programs P ≡ (ℓi, ℓ1 : mval1 · · · ℓn : mvaln)
memory values mval ≡ I | dval
data values dval ≡ X:<c1, . . . , cn>
| Y:<c1, . . . , cn>
instruction sequences I ≡ jmp(v)
| ret
| halt
| ins I
instructions ins ≡ call(v)
| sins1; . . . ;sinsn
| do(v) {B}
| enddo
| bop r, v
do-bodies B ≡ ins1 · · · insn
small instructions sins ≡ rd = xmem[rs]
| xmem[rmd] = rs
| rd = ymem[rs]
| ymem[rmd] = rs
| rd += aexp
| rd = aexp
arithmetic expressions aexp ≡ v
| r1 + r2
| r1 * r2
branch operators bop ≡ beq | bneq | bgt | blt | bgte | blte
values v ≡ c | r
constants c ≡ f | i | ℓ
fixed-point constants f
integer constants i
labels ℓ
Figure 2.6: Syntax for Featherweight DSP.
self-explanatory as it resembles the syntax of a high-level language like C. To
load a value from X memory into the register rd we write:
rd = xmem[rs]
where rs is the source register that must contain an address in X memory.
And similar if we want to store the value in the register rs to Y memory we
write:
ymem[rmd] = rs
where rmd is the memory destination register that must contain an address
in Y memory.
Arithmetic operations are restricted to addition and multiplication of two
registers. This is of course only a small subset of the arithmetic operations
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1 vecpmult:
2 do (i7) {
3 x0 = xmem[i0]; i0+=1; y0 = ymem[i4]; i4+=1
4 a0=x0*y0
5 xmem[i1] = a0; i1+=1
6 }
7 ret
Figure 2.7: Pointwise vector multiplication in Featherweight DSP.
the real custom DSP provides. The real custom DSP has a multiply with
pre-add:
rd = r1 * (r2 + r3)
and various bit-fiddling operations like shifts, for instance. Curiously enough,
the custom DSP does not have any division operation, so we omit it too.
Composite instructions
We form composite instructions out of small instructions simply by putting
semicolon between them sins1; . . . ;sinsn. However, we need to place certain
restrictions on the small instructions in a composite instruction:
1. A register must only occur once in a destination register rd position.
2. There must be at most one load or store from X memory.
3. There must be at most one load or store from Y memory.
We define the predicate UniqDef over composite instructions to be true if
these restrictions are satisfied and false otherwise. The restrictions for Feath-
erweight DSP are a relaxed version of the restrictions for the real custom DSP.
The only property we are interested in for Featherweight DSP, is that no race
conditions can occur. That is, the contents of a register or a memory loca-
tion must be deterministic. Composite instructions are also used to model
the auto increment feature of the load and store operations of the real cus-
tom DSP.
Loops
I have made a slightly modified syntax for do-loops compared to the real
custom DSP. In the real custom DSP assembler language the do instruction
takes a label denoting the last instruction of the loop body as its second ar-
gument. In Featherweight DSP the body of a do-loop is simply enclosed in
curly braces. Figure 2.7 contains the code for pointwise vector multiplica-
tion in Featherweight DSP for comparison with the code in Figure 2.2(a) on
page 18.
Contrary to what our first intuition might lead us to believe, the instruc-
tion enddo is not used to terminate a do-loop. The instruction enddo is used
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if we jump out of the body of a do-loop, because the do-stack is left in an
inconsistent state, and enddo brings the stack back into a consistent state by
popping the top element of the do-stack. If we jump out of nested loops, then
enddo must be called as many times as the nesting is deep. Also notice that,
in Featherweight DSP the instructions jmp and ret are not allowed in the
body of a loop. Thus, the only way to jump out of a loop is to use a branch
instruction. In Featherweight DSP the instructions do and enddo are the only
instructions for manipulating the do-stack. Whereas in the real custom DSP
the do-stack can also be manipulated through peripheral space, but I have
not found any real code that does that feature.
Hardware procedures
Featherweight DSP (and the real custom DSP) offers hardware support for
implementing procedures using the instructions call and ret. The instruc-
tion call takes a code location v as its sole operand; call pushes the address
of the instruction following the call instruction onto the call-stack and then
transfers control to the instruction at v. The instruction ret pops the top el-
ement, which is a code location, off the call-stack and jumps to this location.
In Featherweight DSP the instructions call and ret are the only instructions
for manipulating the call-stack. The call-stack cannot be used for transferring
arguments to procedures, these arguments must be transferred via registers
or memory. In the real custom DSP the call-stack can also be manipulated
through peripheral space, but I have not found any examples of real code
that does that.
Branch instructions
In the assembler language for the real custom DSP the branch instruction has
the form:
if(e) jmp(v)
where e is one of a finite set of expressions testing the CCR. An example of
such a test is:
a == 0
which tests that the last test instruction on one of the an accumulators was
zero. For example, the following two instructions tests if a0 is zero and if so
jumps to the code located at foo:
a0 & a0
if (a == 0) jmp foo
where a0 & a0 is the bitwise AND test instruction the operands of this in-
struction are not altered but the CCR is).
In Featherweight DSP there is no CCR, instead there are several branch
instructions that take two operands and branch to the second operand if the
first operand is appropriately related to zero; otherwise execution continues
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with the instruction following the branch instruction. Thus, the following
instruction tests whether a0 is zero, and if, so jumps to foo:
beq a0, foo
I have chosen this simplification of the branch instruction, because then the
type system presented in the next chapter does not have to keep track of a
CCR.
Instruction sequences and control transfer instructions
An instruction sequence, I, is a list of instructions terminated by an uncon-
ditional control transfer instruction: jmp, ret, or halt.
2.3.2 Dynamic Semantics for Featherweight DSP
To define the dynamic semantics for Featherweight DSP I use a standard
approach and specify the semantics as an abstract rewriting machine, similar
to the STAL abstract machine [36] or the SECD machine [29].
Machine Configurations
For Featherweight DSP a machine configuration M consists of seven compo-
nents: a store for X memory (X), a store for Y memory (Y), a store for code
memory (C), a register file (Γ), a call-stack (S), a do-stack (D), and a current
instruction sequence (I). Execution is modelled by a deterministic rewriting
system that transform a machine configuration M to a machine configuration
M′, written M ◮ M′.
The stores for X and Y memory are finite mappings from labels to tuples
of data values, where a data value is either an integer or fixed-point constant,
the special nonsense value ns, or a location. A location 〈ℓ, i〉 is an offset label ℓ
and an integer constant i, that is, a location 〈ℓ, i〉 can represent the address
ℓ+ i. The store for code memory is a finite mapping from labels to instruction
sequences. The register file is a finite mapping from register names to data
values. The call-stack is a list of instruction sequences, and the do-stack is
a list of pairs where the first component of the pair is an integer and the
second component is a do-body. The syntax of machine configurations is
summarised in Figure 2.8 where some syntactic categories are reused from
Figure 2.6 but not repeated.
In this machine model I use instruction sequences to represent code point-
ers. Before we specify the rewriting rules we introduce a bit of convenient
notation. We use Γˆ(v) to convert an operand to a data value as follows:
Γˆ(r) ≡ Γ(r)
Γˆ(ℓ) ≡ 〈ℓ, 0〉
Γˆ(c) ≡ c
where the last clause matches integer and fixed-point constants, but not la-
bels. For the X and Y stores we use Xˆ(loc) and Yˆ(loc) to convert a location to
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machine configuration M ≡ (X,Y,C, Γ, S,D, I)
store for X memory X ≡ {ℓ1 7→ td1, . . . ℓn 7→ tdn}
store for Y memory Y ≡ {ℓ1 7→ td1, . . . ℓn 7→ tdn}
store for code memory C ≡ {ℓ1 7→ I1, . . . ℓn 7→ In}
register file Γ ≡ {r1 7→ d1, . . . rn 7→ dn}
call-stack S ≡ nil | I :: S
do-stack D ≡ nil | (i, B) :: D
tuple of data values td ≡ (d1, . . . , dn)
data value d ≡ ns | i | f | loc
location loc ≡ 〈ℓ, i〉
Figure 2.8: Syntax of Featherweight DSP machine configurations.
a data value:
Xˆ(〈ℓ, i〉) ≡
{
di+1 if 0 ≤ i < n,
ns otherwise
where X(ℓ) = (d1, . . . , dn).
The model of the store used in this machine model is similar to the model
used for C [27]. In particular, the way stores are represented does not say
anything about the physical adjacency of labels. Thus, from a given label ℓ1
it is not possible to access the data of another label ℓ2. For example, if we have
two arrays, one with the elements 1, 2, and 3, and another with the elements
10, 20, 30, and 40. We can represent these arrays with the data declarations:
loc1 : X:<1,2,3>
loc2 : X:<10,20,30,40>
If we try load data from location 〈loc1, 3〉, then we do not get 10, instead we
get the nonsense value ns. Thus, if we want to be able to reach both arrays
from just one location we must use the data declaration:
loc1 : X:<1,2,3, 10,20,30,40>
(whitespace is not significant).
Rewrite Rules
To specify the semantics of Featherweight DSP we use two sets of rewrite
rules, one for small instructions and another for machine configurations. We
need two set of rules to handle the parallelism in composite instructions.
Figure 2.9 shows the rules for small instructions and Figure 2.10 shows the
rules for machine configurations. Both sets of rules are presented as infer-
ences rules. But the rewrite system is still flat; the ⊲ only occurs in a premise
for the ◮ relation, and the ◮ relation never occurs in a premise. Hence, the
system can be thought of as a machine.
The rules for small instructions works on a partial machine configuration
that only consists of the stores for X and Y memory, the register file, and a
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Xˆ(Γ(r2)) = d
(X,Y, Γ, r1 = xmem[r2]) ⊲ (∅,∅, {r1 7→ d})
Γ(r2) = d Γ(r1) = 〈ℓ, i〉 X(ℓ) = (d1, . . . , di+1, . . . , dn)
(X,Y, Γ, xmem[r1] = r2) ⊲ ({ℓ 7→ (d1, . . . , d, . . . , dn)},∅,∅)
Yˆ(Γ(r2)) = d
(X,Y, Γ, r1 = ymem[r2]) ⊲ (∅,∅, {r1 7→ d})
Γ(r2) = d Γ(r1) = 〈ℓ, i〉 Y(ℓ) = (d1, . . . , di+1, . . . , dn)
(X,Y, Γ, ymem[r1] = r2) ⊲ (∅, {ℓ 7→ (d1, . . . , d, . . . , dn)},∅)
Γ(r) = f1 [[aexp]] = f2
(X,Y, Γ, r += aexp) ⊲ (∅,∅, {r 7→ f1 + f2})
Γ(r) = i1 [[aexp]] = i2
(X,Y, Γ, r += aexp) ⊲ (∅,∅, {r 7→ i1 + i2})
Γ(r) = 〈ℓ, i1〉 [[aexp]] = i2
(X,Y, Γ, r += aexp) ⊲ (∅,∅, {r 7→ 〈ℓ, i1 + i2〉})
(X,Y, Γ, r = aexp) ⊲ (∅,∅, {r 7→ [[aexp]]})
Figure 2.9: Operational Semantics of Featherweight DSP, small instructions.
single small instruction. The rules transform a partial machine configuration
(X,Y, Γ, sins) to a partial store for X memory X′, a partial store for Y memory
Y′, and a partial register file Γ′, written:
(X,Y, Γ, sins) ⊲ (X′,Y′, Γ′)
It is important to note that the rules for small instructions only return
mappings with at most one binding.
In the rules for small instructions we use the notation [[aexp]] to denote the
translation of an arithmetic expression, given an implicit register file Γ:
[[v]] ≡ Γˆ(v)
[[r1 + r2]] ≡


f1 + f2 if Γ(r1) = f1 and Γ(r2) = f2,
i1 + i2 if Γ(r1) = i1 and Γ(r2) = i2,
〈ℓ, i1 + i2〉 if Γ(r1) = 〈ℓ, i1〉 and Γ(r2) = i2,
〈ℓ, i1 + i2〉 if Γ(r1) = i1 and Γ(r2) = 〈ℓ, i2〉,
[[r1 * r2]] ≡
{
f1 · f2 if Γ(r1) = f1 and Γ(r2) = f2,
i1 · i2 if Γ(r1) = i1 and Γ(r2) = i2,
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Γˆ(v) = 〈ℓ, 0〉 C(ℓ) = I′
(X,Y,C, Γ, S,D, jmp(v)) ◮ (X,Y,C, Γ, S,D, I ′)
S = I′ :: S′
(X,Y,C, Γ, S,D, ret) ◮ (X,Y,C, Γ, S′,D, I′)
Γˆ(v) = 〈ℓ, 0〉 C(ℓ) = I′′
(X,Y,C, Γ, S,D, call(v) I′) ◮ (X,Y,C, Γ, I′ :: S,D, I′′)
UniqDef(sins1, . . . , sinsn)
(X,Y, Γ, sins1) ⊲ (X1,Y1, Γ1) · · · (X,Y, Γ, sinsn) ⊲ (Xn,Yn, Γn)
X′ = X + X1 + · · ·+ Xn Y
′ = Y + Y1 + · · ·+ Yn Γ
′ = Γ + Γ1 + · · ·+ Γn
(X,Y,C, Γ, S,D, sins1; . . . ;sinsn I′) ◮ (X′,Y′,C, Γ′, S,D, I′)
Γˆ(v) = i
(X,Y,C, Γ, S,D, do(v) {B} I′) ◮ (X,Y,C, Γ, S, (i, B) :: D, B CHECK I ′)
D = (0, B) :: D′
(X,Y,C, Γ, S,D, CHECK I′) ◮ (X,Y,C, Γ, S,D′, I′)
D = (i, B) :: D′ i 6= 0
(X,Y,C, Γ, S,D, CHECK I′) ◮ (X,Y,C, Γ, S, (i− 1, B) :: D′, B CHECK I′)
D = (i, B) :: D′
(X,Y,C, Γ, S,D, enddo I′) ◮ (X,Y,C, Γ, S,D′, I′)
Γ(r) 6= 0
(X,Y,C, Γ, S,D, beq r, v I′) ◮ (X,Y,C, Γ, S,D, I′)
Γ(r) = 0 Γˆ(v) = 〈ℓ, 0〉 C(ℓ) = I′′
(X,Y,C, Γ, S,D, beq r, v I′) ◮ (X,Y,C, Γ, S,D, I′′)
Figure 2.10: Operational Semantics of Featherweight DSP, instructions.
The rules for machine configurations in Figure 2.10 are directed by the
current instruction sequence. The rules are straightforward and standard,
except for the rule for composite instructions and the rules for do-loops.
To give a semantics for do-loops, I have introduced the special instruction
CHECK as a purely technical device used to specify when the do-stack should
be checked. At first, the device of using a special instruction might seem
clumsy, but without it, it is hard to give a precise semantics of the enddo
instruction. It is not surprising that the do causes problems, because the
construct is more high-level that the other instructions.
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The rule for composite instructions uses the ⊲ relation for small instruc-
tions. The rule does not specify in which order the small instructions should
be rewritten because it does not matter as long as the UniqDef predicate is
satisfied.
For branch instructions, I only present the rules for beq, the rules for the
other branch instructions are trivial variations.
We say that the machine is in a terminal configuration if the current instruc-
tion sequence is halt. And we say that the abstract machine is stuck if the
machine is not in a terminal configuration but there is no rule that applies to
the current configuration. The machine can become struck if we try to add a
fixed-point number and an integer, try to multiply two pointers, try to use an
integer as a location, or try to execute the enddo instruction with an empty
do-stack, for instance.
2.4 Summary
In this section I have given a brief survey of the features of the custom DSP,
and summarised the features particular to embedded DSPs. I have given
some qualitative and quantitative characteristics of the code found in the
industrial partner’s digital hearing aids and similar systems.
I have also presented the formal model assembler language Featherweight
DSP which is used in subsequent chapters. Finally, I define the semantics of
Featherweight DSP using a set of rewrite rules specifying an abstract ma-
chine.
The contribution of this chapter is an explanation of the problems and
features that are important in the domain of code for embedded DSPs.
Chapter 3
Type System for Featherweight
DSP
This chapter presents a static semantics (i.e., a type system) for Featherweight DSP.
I present the type system in three phases: First, I describe a baseline type system
close to DTAL, but adapted to Featherweight DSP. Second, I briefly discuss some
problems with the baseline type system, guided by some real-life code examples.
Finally, I present two extensions to the baseline type system to overcome its limi-
tations.
3.1 Overview of the Type System
The ultimate goal of this chapter is to define a type system for Featherweight
DSP programs, in particular instruction sequences, that will enable us to
catch certain classes of errors at compile time. The classes of errors we con-
centrate on are:
• Nonsense arguments to instructions
• Memory safety violations
• Calling convention violations
Chapter 4 shows how to use the type system to catch these kinds of errors in
practice.
The type system is defined as a set of judgements where each judgement
is defined by a set of typing rules. These judgements are described in the
following sections. In this section I introduce the basic structure (that is, the
syntax) of the type expressions used in the judgements for the type system.
Then I give an overview of the judgements used in the baseline type system.
After that, I give some details about wellformed types, type equality and
subtyping.
3.1.1 Type syntax
Figure 3.1 contains the grammar of types for Featherweight DSP. The basic
idea behind the type system is that for a given instruction sequence I the
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store types Ψ ::= {ℓ1 : τ1, . . . , ℓn : τn}
state types σ ::= ∀∆.∀φ. R
type variable contexts ∆ ::= ∅ | ∆,ω | ∆, α
regfile types R ::= [r0 : τ0, . . . , rn : τn, csp : S1, dsp : S2]
stack types S ::= [ ] | ω | τ :: S
types τ ::= α | σ | ∃φ.τ | junk | int(e) | fix |
τ xarray(e) | τ yarray(e)
index expressions e ::= n | c | e1 + e2 | −e
index propositions P ::= e1 ≤ e2 | ¬P | P1 ∧ P2
index contexts φ ::= {} | {b1, . . . , bn | P}
index variable binding b ::= n : int
type variables α
stack type variables ω
index variables n, k
constants c
Figure 3.1: Type syntax for Featherweight DSP.
type system will describe the set of valid machine configurations or states in
which it is safe to execute I. Thus, we need to be able to specify the type of
a machine configuration. The type of a machine configuration is the type of
the store, Ψ, and the type of the register file, R, including the contents of the
two stacks. A store type is a finite mapping from named locations to types.
And the type of a register file is a finite mapping from each register name, ri,
to the type of the value contained in ri, plus the mapping for the two special
register names csp and dsp to stack types.
Like in DTAL, we use a restricted form of dependent types to describe
the types of integers and the type of arrays. That is, we do not just say that a
register contains an integer, we say that a register contains an integer with a
specific value. For example, an integer with the value four has type int(4),
or more generally, an integer with a value described by the expression e has
type int(e). Likewise, an array in X memory with e elements of type τ has
type τ xarray(e) (and similarly for Y memory). The expressions e used
to specify the length of an array or the value of an integer are called index
expressions. To keep the type system decidable we restrict index expressions
to Presburger arithmetic [43] (see Section 3.1.5).
A type variable context, ∆, is a finite set of bound type variables and stack
variables.
An index context, φ, is a set of bound index variables and a predicate
restricting the domain of these (and possibly other) variables. I go into more
detail about index context in Section 3.1.3.
The type τ of a word-sized value is either: a type variable α; a code
pointer σ; an existential type over index variables ∃φ.τ; a fixed-point number
fix; an integer int(e) with the value e; a pointer τ xarray(e) to an array
in X memory; a pointer τ yarray(e) to an array in Y memory; or the non-
describing type junk.
An index expression e is either: an index variable n; an integer constant
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c; an addition e1 + e2; or a negation −e. An index proposition is either: an
inequality e1 ≤ e2; a logical negation ¬P; or a conjunction P1 ∧ P2. I have kept
the formal syntax for index expressions and index propositions minimal. The
logical connectives have been chosen arbitrarily, because the choice of which
connectives we chose is not important as long as they are functional complete.
That is, when we have any two connectives that are functional complete all
the other connectives can be derived, instead of writing P1 ⇒ P2 we can just
write ¬(P1 ∧ ¬P2), for instance. Likewise for integer relations, instead of the
equality e1 = e2 we can just write two inequalities e1 ≤ e2 ∧ e2 ≤ e1. In the
rest of the dissertation we shall use such derived forms without further ado.
A state type, σ, describes a code pointer that points to an instruction se-
quence that requires that the machine configuration can be described by σ
when control is transferred to the instruction sequence. A machine config-
uration is just described by a regfile type, a type variable context, and an
index context; for the baseline type system the type of the store will not
change once we have established its initial type. Thus, there is no need to
pass a store type around. I go into more detail about this in Sections 3.1.7
and 3.2.
A stack type S is either: the empty stack [ ]; a stack τ :: S were the top
element has type τ and the rest of the stack has type S; or a stack type variable
ω. To describe the two stacks in the abstract machine for Featherweight DSP
we could have chosen to have two specialised stack types: one where all the
elements are state types for the call-stack, and one where all the elements are
integers for the do-stack, but the current formulation of stack types results in
more uniform type rules.
Type variables are drawn from a countable infinite set. Likewise are stack
type variables, index variables, and label names.
Compared to the type system for DTAL and other type systems, this type
syntax does not include several interesting kinds of types: There are no gen-
eral product types (such as tuples or records), no sum types (such as SML’s
datatypes or DTAL’s choose types), existential quantification is only allowed
over index variables, and universal quantification is only allowed in connec-
tion with state types. The reason for these draconian restrictions are that
we are not looking for a general purpose type system (for now), we are just
looking for a type system that can be used to give type annotations for hand-
written DSP assembler code. Thus, I have tried to keep the types to a bare
minimum, even if this means loss of generality. Of these restrictions, the lack
of product types is the most severe and is actually needed for real-life code,
but the baseline type system can be viewed as a stepping-stone on the way
to the extended type system I present in Section 3.6. Section 3.6 introduces a
novel kind of type construct to remedy the omission of product types.
3.1.2 Overview of Judgements
Figure 3.2 contains an overview of the judgements used in the baseline type
system. Some of the judgements consist of a family of judgements one for
each syntactic category (e.g., wellformedness judgements), Figure 3.2 only
includes one judgement from such a family.
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Judgement Description Defined in:
φ |= P The index proposition P is sat-
isfied under φ.
Section 3.1.5.
φ ⊢wf e The index expression e is well-
formed under φ.
Figure 3.3.
φ ⊢ θ : φ′ θ is a substitution for φ′ under
φ.
Figure 3.4.
∆; φ ⊢ Θ : ∆′ Θ is a substitution for ∆′ under
∆ and φ.
Figure 3.4.
∆; φ |= τ1 ≡ τ2 The types τ1 and τ2 are equiva-
lent under ∆; φ.
Figure 3.5.
∆; φ |= τ1 <: τ2 The type τ1 is a subtype of the
type τ2. That is, τ1 can be co-
erced to τ2.
Figure 3.6.
∆; φ |= R1 <: R2 R1 can be coerced to R2. Figure 3.6.
φ;Ψ; R ⊢ v : τ The value v has type τ. Figure 3.7.
φ;Ψ; R ⊢ aexp : τ The arithmetic expression aexp
has type τ.
Figure 3.7.
∆; φ;Ψ; R ⊢ sins ⇒ R′ The small instruction sins re-
turns the regfile type R′ which
contains at most one binding.
Figure 3.8.
∆; φ;Ψ; R ⊢ ins ⇒ φ′; R′ The instruction ins transforms
the regfile type R to R′ and the
index context φ to φ′.
Figure 3.9.
∆; φ;Ψ; R ⊢ B ⇒ φ′; R′ The do-body B transforms the
regfile type R to R′ and the in-
dex context φ to φ′.
Figure 3.11.
∆; φ;Ψ; R ⊢ I The instruction sequence I is
well-typed.
Figure 3.11.
⊢ (ℓi, prog) The program prog is well-typed
and it is safe to start the execu-
tion at the instruction sequence
at the label ℓi.
Figure 3.12.
Figure 3.2: Overview of judgements for the baseline type system.
The left-hand side of a |= or ⊢ judgement is called the typing context (not
to be confused with either a type variable context or an index context).
The main judgements are those for instructions and instruction sequences.
For instructions, the judgement
∆; φ1;Ψ; R1 ⊢ ins⇒ φ2; R2
says that if we execute the instruction ins in a machine configuration de-
scribed by Ψ and R1, with all type variables bound by ∆ and all index vari-
ables bound by φ1, then we end up in a machine configuration described by
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Ψ and R2, with all type variables bound by ∆ and all index variables bound
by φ2. That is, we can view ∆; φ1;Ψ; R1 as the precondition for ins and φ2; R2
as a partial postcondition (partial because Ψ and ∆ are implicitly preserved).
Instruction sequences always end with a control transfer instruction. Hence,
in a certain sense an instruction sequence never ends in a machine configu-
ration, the instruction sequence just transfers responsibility to another lo-
cation (the halt instruction can be view as a control transfer to a location
that accepts all machine configurations). Thus, for instruction sequences, the
judgement:
∆; φ;Ψ; R ⊢ I
just states that if we execute the instruction sequence I in a machine con-
figuration described by Ψ and R, then I will not do anything unsafe. In
particular, when I ends by transferring control, then the machine configura-
tion will satisfy the requirements demanded by the location to which control
is passed.
3.1.3 Index Contexts
The index context, φ, in Figure 3.1 plays an important role in the type system
presented in this chapter. Hence, I give a definition of the domain of an index
context and a definition of the combination of two index contexts.
Definition 3.1 (Index context domains)
The domain of an index context φ, dom(φ), is the set of index variables
bound by φ:
dom({}) ≡ ∅
dom({n1 : int, . . . , nm : int | P}) ≡ {n1, . . . , nm} 2
Definition 3.2 (Combining index contexts)
Given two index contexts φ1 and φ2 where dom(φ1) and dom(φ2) are dis-
joint, define the combination, φ1 ∧ φ2, of φ1 and φ2 as:
{} ∧ φ ≡ φ
φ ∧ {} ≡ φ
{b11, . . . , b1n | P1} ∧ {b21, . . . , b2m | P2} ≡ {b11, . . . , b1n, b21, . . . , b2m | P1 ∧ P2} 2
We use φ∧ P as a shorthand for φ∧{ | P}, and φ∧{b1, . . . , bn} as a shorthand
for φ ∧ {b1, . . . , bn | true}.
3.1.4 Well-formed Index Contexts, Types, Expressions and Propositions
Figure 3.3 presents the judgements for forming well-formed index expres-
sions, propositions, types, index contexts, and register files.
The well-formed relations are defined with respect to an index context,
φ, or a type variable context and an index context, ∆; φ. The relations ba-
sically state that all the type variables and index variables in a term (index
expression, proposition, etc.) are bound in the contexts.
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φ ⊢wf c
n ∈ dom(φ)
φ ⊢wf n
φ ⊢wf e1 φ ⊢wf e2
φ ⊢wf e1 + e2
φ ⊢wf e
φ ⊢wf −e
φ ⊢wf e1 φ ⊢wf e2
φ ⊢wf e1 ≤ e2
φ ⊢wf P
φ ⊢wf ¬P
φ ⊢wf P1 φ ⊢wf P2
φ ⊢wf P1 ∧ P2
α ∈ ∆
∆; φ ⊢wf α
∆; φ ⊢wf junk
φ ⊢wf e
∆; φ ⊢wf int(e)
∆; φ ⊢wf τ φ ⊢wf e
∆; φ ⊢wf τ xarray(e)
φ1 ⊢wf φ2 ∆1 ∩ ∆2 = ∅ dom(φ1) ∩ dom(φ2) = ∅ ∆1 ∪ ∆2; φ1 ∧ φ2 ⊢wf R
∆1; φ1 ⊢wf ∀∆2.∀φ2. R
∆; φ ⊢wf []
ω ∈ ∆
∆; φ ⊢wf ω
∆; φ ⊢wf τ ∆; φ ⊢wf S
∆; φ ⊢wf τ :: S
φ ⊢wf {}
φ ∧ {b1, . . . , bn} ⊢wf P
φ ⊢wf {b1, . . . , bn | P}
∆; φ ⊢wf τ0 · · · ∆; φ ⊢wf τn ∆; φ ⊢wf S1 ∆; φ ⊢wf S2
∆; φ ⊢wf [r0 : τ0, . . . , rn : τn, csp : S1, dsp : S2]
Figure 3.3: Well-formed index expressions, propositions, types, index con-
texts, and register files.
In the type rule for well-formed state types in Figure 3.3, we combine two
index contexts, φ1 ∧ φ2 (see Definition 3.2 in the previous section). This rule
requires that the domains of the two index context are disjoint and that there
is no overlap of bound type variables. If this requirement is not satisfied the
bound index variables, type variables, and stack variables must be suitably
renamed (α-converted).
3.1.5 Solving Constraints
The satisfiability relation φ |= P means that the formula (φ)P is satisfiable in
the domain of integers. The formula (φ)P is defined as follows:
({})P ≡ P
({n1 : int, . . . , nm : int | P1})P2 ≡ ∀n1, . . . , nm.(P1 ⇒ P2)
Given the satisfiability relation we can now define what a consistent index
context is.
Definition 3.3 (Consistent index contexts)
An index context φ is consistent if and only if it is not possible to derive
φ |= false; otherwise it is inconsistent. We use the notation ⊢c φ to say that φ
is consistent. 2
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φ ⊢ [] : {}
φ ⊢wf e1 · · · φ ⊢wf em
θ = [n1 7→ e1, . . . , nm 7→ em] φ |= P[θ]
φ ⊢ θ : {n1 : int, . . . , nm : int | P}
∆; φ ⊢ [] : ∅
∆; φ ⊢wf τ
∆; φ ⊢ Θ : ∆′
∆; φ ⊢ Θ[α 7→ τ] : ∆′, α
∆; φ ⊢wf S
∆; φ ⊢ Θ : ∆′
∆; φ ⊢ Θ[ω 7→ S] : ∆′,ω
Figure 3.4: Substitutions
It is worth noting that the constraints are defined in Presburger arith-
metic [43], also called theory of intergers with addition and order [25, page 354].
Presburger arithmetic is a deciable theory, although the decision procedure
has a super-exponential complexity, O(22
2pn
), in the size of the formula that
is checked. If we allow multiplication (by a non-constant) with as well as
addition then we have number theory, which is undecidable—Gödel’s famous
Incompleteness Theorem [18]. Notice, however, that we can allow muliplica-
tion with constants in Presburger arithmetic, because an multiplication with
a constants can be expanded to an expression using only addition.
3.1.6 Substitutions
Substitutions are defined in the standard manner, that is, they are capture-
avoiding and we silently allow renaming of bound variables (α-conversion)
in types. Given a type term t, for example a plain type or a regfile type, we
use the notation t[θ] for the result of applying θ to t. Substitutions are finite
mappings:
index variable substitutions θ ::= [] | θ[n 7→ e]
type and stack variable substitutions Θ ::= [] | Θ[α 7→ τ] | Θ[ω 7→ S]
Figure 3.4 introduces two judgements φ ⊢ θ : φ′ and ∆; φ ⊢ Θ : ∆′ for
substitutions and presents the rules for deriving these judgements.
The judgement φ ⊢ θ : φ′, where φ′ is {b1, . . . , bn | P′}, means that θ
replaces all index variables in dom(φ′) by index expressions involving only
variables in dom(φ), and P′[θ] holds under φ. Similarly, the judgement ∆; φ ⊢
Θ : ∆′ means that Θ replaces all type and stack variables in ∆′ with types and
stack types wellformed in ∆; φ. Thus, both kinds of substitutions preserve
well-formedness. That is, given consistent contexts φ and φ′, if ∆; φ ⊢wf R
and φ′ ⊢ θ : φ then ∆; φ ⊢wf R[θ], and similarly for type variable substitutions.
For both kinds of substitutions, all parts of a substitution are performed
in parallel. That is, if we have the type variable substitution
Θ = [a 7→ b, b 7→ c]
and the regfile type
R = [r0 : a, r1 : b]
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(junk-eq) ∆; φ |= junk ≡ junk
(fix-eq) ∆; φ |= fix ≡ fix
(tvar-eq)
α1 ∈ ∆ α2 ∈ ∆ α1 = α2
∆; φ |= α1 ≡ α2
(exist-eq)
∆; φ |= ∃φ1.τ1 <: ∃φ2.τ2 ∆; φ |= ∃φ2.τ2 <: ∃φ1.τ1
∆; φ |= ∃φ1.τ1 ≡ ∃φ2.τ2
(int-eq)
φ |= e1 = e2
∆; φ |= int(e1) ≡ int(e2)
(array-eq)
∆; φ |= τ1 ≡ τ2 φ |= e1 = e2
∆; φ |= τ1 xarray(e1) ≡ τ2 xarray(e2)
(state-eq)
∆; φ |= ∀∆1.∀φ1. R1 <: ∀∆2.∀φ2. R2
∆; φ |= ∀∆2.∀φ2. R2 <: ∀∆1.∀φ1. R1
∆; φ |= ∀∆1.∀φ1. R1 ≡ ∀∆2.∀φ2. R2
(stvar-eq)
ω1 ∈ ∆ ω2 ∈ ∆ ω1 = ω2
∆; φ |= ω1 ≡ ω2
(empty-eq) ∆; φ |= [] ≡ []
(stack-eq)
∆; φ |= τ1 ≡ τ2 ∆; φ |= S1 ≡ S2
∆; φ |= τ1 :: S1 ≡ τ2 :: S2
Figure 3.5: Type equality ∆; φ |= τ1 ≡ τ2.
and we perform the substitution R[Θ] then we get the regfile type [r0 : b, r1 :
c] and not [r0 : c, r1 : c].
3.1.7 Type Equality
Figure 3.5 presents the rules of the equality relation for types and for stack
types. Equality of two types τ1 and τ2 is only defined with respect to a type
variable context ∆ and an index variable context φ.
Equality for state types (state-eq) and existential types (exist-eq) is de-
fined in terms of the subtyping relation which is presented in the following
section. In addition to these two rules, the only interesting thing to notice
about the rules in Figure 3.5 is how the typing context ∆; φ is passed through
the rules and used to determine whether two index expressions are equal.
Lemma 3.1 (Equivalence relation)
The relation ≡ denotes a family of equivalence relations indexed by a type variable
context ∆ and an index variable context φ. That is, the following three properties
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holds:
Reflexive: If ∆; φ ⊢wf τ then ∆; φ |= τ ≡ τ.
Transitive: If both ∆; φ |= τ1 ≡ τ2 and ∆; φ |= τ2 ≡ τ3 then ∆; φ |= τ1 ≡ τ3
Symmetric: If ∆; φ |= τ1 ≡ τ2 then ∆; φ |= τ2 ≡ τ1. 2
Proof (sketch) Standard proof by induction over the depth of derivation
trees. The proof assumes that equality for index expressions φ |= e1 = e2 is
an equivalence relation (which it is).
3.1.8 Subtyping
Figure 3.6 contains the rules for the subtyping relation for types, for stack
types, and for regfile types. Like in the previous section, whether one type
is a subtype of another type is only defined with respect to a type variable
context ∆ and an index variable context φ.
The interesting rules in Figure 3.6 are: the rule for array types (array-sub),
the rules for existential types (existl-sub) and (existr-sub), the rule for state
types (state-sub), and the rule for regfile types (regs-sub).
The rule for array types says that the xarray and the yarray type con-
structors are invariant in the type of the elements. The reason for this is to
ensure that each store location is associated with at most one type. That is,
the type system follow the type invariance principle (see Section 1.4.3).
The rule for left elimination of existential types (existl-sub) corresponds
to the logical implication
∀x.P ⇒ ∃x.P.
Or, informally, if we can prove that no matter how we instantiate the index
variables in φ′ (moving φ′ to the left-hand side of |= corresponds to univer-
sal quantification) the subtyping between τ1 and τ2 holds, then it is safe to
eliminate the existential quantifier. The rule (existr-sub) for elimination of
existential types on the right-hand side of <: uses the substitutions as de-
scribed in Section 3.1.6 to check if the index variables bound by φ′ can be
instantiated in τ2 such that the subtyping between τ1 and τ2 holds.
The typing rule for regfile types (regs-sub) is just the standard pointwise
subtype rule for extensible record types, see for example [42, Chapter 15].
The rule for state types (state-sub) is more interesting. At first, we might
think that R1 and R2 have been accidentally swapped in the premise for
the rule, but that is not the case. Recall that state type are used for code
pointers; we can think of a code pointer as a function in continuation passing
style that takes a register file as argument and never returns (it just calls the
continuation passed as an argument). That is, instead of using the syntax
∀∆.∀φ. R for state types, we could use the conventional notation for function
types using an arrow: ∀∆.∀φ. R → • (where • means that the function does
not return). Now the type rule for state types makes more sense, because the
regfile type appears in a contravariant position.
For completeness, we note that the subtype relation is a partial order with
respect to the equality relation defined in Section 3.1.7.
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(junk-sub) ∆; φ |= τ <: junk
(fix-sub) ∆; φ |= fix <: fix
(tvar-sub)
α1 ∈ ∆ α2 ∈ ∆ α1 = α2
∆; φ |= α1 <: α2
(existl-sub)
dom(φ) ∩ dom(φ′) = ∅ ∆; φ ∧ φ′ |= τ1 <: τ2
∆; φ |= ∃φ′.τ1 <: τ2
(existr-sub)
φ ⊢ θ : φ′ ∆; φ |= τ1 <: τ2[θ]
∆; φ |= τ1 <: ∃φ′.τ2
(int-sub)
φ |= e1 = e2
∆; φ |= int(e1) <: int(e2)
(array-sub)
∆; φ |= τ1 ≡ τ2 φ |= e1 = e2
∆; φ |= τ1 xarray(e1) <: τ2 xarray(e2)
(state-sub)
∆ ∩ ∆2 = ∅ dom(φ) ∩ dom(φ2) = ∅
φ2 ⊢ θ : φ1 ∆2; φ2 ⊢ Θ : ∆1
∆,∆2; φ∧ φ2 |= R2 <: R1[Θ][θ]
∆; φ |= ∀∆1.∀φ1. R1 <: ∀∆2.∀φ2. R2
(stvar-sub)
ω1 ∈ ∆ ω2 ∈ ∆ ω1 = ω2
∆; φ |= ω1 <: ω2
(empty-sub) ∆; φ |= [] <: []
(stack-sub)
∆; φ |= τ1 <: τ2 ∆; φ |= S1 <: S2
∆; φ |= τ1 :: S1 <: τ2 :: S2
(regs-sub)
∆; φ |= R1(csp) <: R2(csp) ∆; φ |= R1(dsp) <: R2(dsp)
∆; φ |= R1(r) <: R2(r) for all r in R2
∆; φ |= R1 <: R2
Figure 3.6: Subtype relation ∆; φ |= τ1 <: τ2.
Lemma 3.2 (Partial ordering)
The relation <: denotes a family of partial orderings on two types indexed by a type
variable context ∆ and an index variable context φ. That is, the following properties
hold:
Reflexive: If ∆; φ |= τ1 ≡ τ2 then ∆; φ |= τ1 <: τ2.
Transitive: If both ∆; φ |= τ1 <: τ2 and ∆; φ |= τ2 <: τ3 then ∆; φ |= τ1 <: τ3.
Anti-symmetric If ∆; φ |= τ1 <: τ2 and ∆; φ |= τ2 <: τ1 then ∆; φ |= τ1 ≡ τ2. 2
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(int) φ;Ψ; R ⊢ i : int(i) (fix) φ;Ψ; R ⊢ f : fix
(lab)
Ψ(ℓ) = τ
φ;Ψ; R ⊢ ℓ : τ
(reg)
R(r) = τ
φ;Ψ; R ⊢ r : τ
(add-fix)
R(r1) = fix R(r2) = fix
φ;Ψ; R ⊢ r1 + r2 : fix
(add-int)
R(r1) = int(e1) R(r2) = int(e2)
φ;Ψ; R ⊢ r1 + r2 : int(e1 + e2)
(add-xarr1)
R(r1) = int(e1) φ |= 0 ≤ e1 R(r2) = τ xarray(e2)
φ;Ψ; R ⊢ r1 + r2 : τ xarray(e2 − e1)
(add-xarr2)
R(r2) = int(e2) φ |= 0 ≤ e2 R(r1) = τ xarray(e1)
φ;Ψ; R ⊢ r1 + r2 : τ xarray(e1 − e2)
(mult-fix)
R(r1) = fix R(r2) = fix
φ;Ψ; R ⊢ r1 * r2 : fix
(mult-int)
R(r1) = int(e1) R(r2) = int(e2)
φ;Ψ; R ⊢ r1 * r2 : int(e1 · e2)
Figure 3.7: Typing of values and arithmetic expressions.
Proof (sketch) Again, standard proof by induction of the depth of deriva-
tion trees.
3.2 Baseline Type System
The previous section described the syntax, the equality relation, and subtyp-
ing relation of types. With these basic notions in place we are now ready
for the more Featherweight DSP specific parts. This section describes the
baseline type system for Featherweight DSP. That is, typing judgements for
values, arithmetic expressions, small instructions, instructions, and instruc-
tion sequences. The type system presented in this section is largely the type
system for DTAL adapted to Featherweight DSP.
3.2.1 Typing of Values and Arithmetic Expressions
Figure 3.7 show the typing rules for values and arithmetic expressions. Strictly
speaking, this is two different judgements but we shall just treat them as one
and it should be clear from the context which one we use. The typing context
for these judgement is just an index context φ, a store type Ψ, and a regfile
type R.
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The typing for arithmetic expression show how index expressions are
used to track the value of a source language expression. These rules are not
syntax directed because, the syntax alone does not determine the type of an
expression or value. Thus, we need multiple type rules for the same syntactic
class of expression. The rules for yarray are not shown as they are similar to
the rules for xarray (add-xarr1) and (add-xarr2).
The interesting rules in Figure 3.7 are the rule for integer multiplication
(mult-int) and the rules for pointer arithmetic (add-xarr1) and (add-xarr2).
In the rule (mult-int) for integer multiplication it looks like we are forming
an invalid index expression in the conclusion, and indeed we are. We shall
allow this because there are a lot of special cases that are convenient to al-
low: such as if e1 or e2 is a constant, or if the expression in the conclusion
never ends up in a Presburger proposition that needs to be checked for sat-
isfiability. Instead of the type int(e1 · e2) we could use an existential type
∃{k : int}.int(k). This type conveys that there exists an integer k which
is the result of multiplying the two integers expressions e1 and e2, but we
have no other information about k than it exists. The type rules (add-xarr1)
and (add-xarr2) show that we only allow restricted pointer arithmetic, only
addition with a positive integer is allowed. The intuition behind the rules
for pointer arithmetic is that if you have pointer to an array with e1 elements
and you add e2 to this pointer, then you have a new pointer, this time to
an array with e1 − e2 elements. Here it is worth noting that the array type
τ xarray(−2) is a perfectly valid and wellformed type. The interpretation
of an array type with negative size, is that you have incremented the pointer
past the end of the array, which is valid but you are no longer allowed to read
from or write to memory using that pointer, as we shall see in the following
section.
3.2.2 Typing of Instructions
Figure 3.8 show the rules for small instructions. That is, instructions that
can be put in parallel to form a composite instruction. The typing rule for
composite instructions is in Figure 3.9 which is described in the following.
Again, only the rules for xarray is shown.
Similar to the rules for arithmetic expressions, some of the rules in Fig-
ure 3.8 (incr-fix), (incr-int), and (incr-xarr) are not syntax directed, and we
need multiple rules for the same syntactic class of expression. The interest-
ing rules in Figure 3.8 are the typing rule (read) for reading from memory
and the rule (write) for writing to memory. These are the rules that ensure
memory safety, the rule (read) only allows reads from memory if we know
that we are within the bounds of an array, and similar the rule (write) only
allows that we store values within the bounds of an array. These rules also
show why only increments are allowed to pointers, because the rules (read)
and (write) store only checks that we have not moved the pointer past the
end of the array. If we allowed a pointer to an array be decremented, then the
pointer could be moved before the beginning of the array. The rules could
be adapted to allow this, we would just have to instrument the array types
with an extra index expression. Also, it is important to note that the rules
3.2. Baseline Type System 43
(read)
Ψ; R ⊢ r2 : τ xarray(e) φ |= e > 0
∆; φ;Ψ; R ⊢ r1 = xmem[r2] ⇒ [r1 : τ]
(write)
Ψ; R ⊢ r1 : τ1 xarray(e)
φ |= e > 0 Ψ; R ⊢ r2 : τ2 ∆; φ |= τ2 <: τ1
∆; φ;Ψ; R ⊢ xmem[r1] = r2 ⇒ []
(incr-fix)
R(r) = fix φ;Ψ; R ⊢ aexp : fix
∆; φ;Ψ; R ⊢ r += aexp⇒ [r : fix]
(incr-int)
R(r) = int(e1) φ;Ψ; R ⊢ aexp : int(e2)
∆; φ;Ψ; R ⊢ r += aexp⇒ [r : int(e1 + e2)]
(incr-xarr)
R(r) = τ xarray(e1) φ;Ψ; R ⊢ aexp : int(e2) φ |= 0 ≤ e2
∆; φ;Ψ; R ⊢ r += aexp⇒ [r : τ xarray(e1 − e2)]
(assign)
φ;Ψ; R ⊢ aexp : τ
∆; φ;Ψ; R ⊢ r = aexp⇒ [r : τ]
Figure 3.8: Type rules for small instructions.
in Figure 3.8 only return a regfile with at most one binding, namely for the
register that has been modified.
Figure 3.9 shows the typing rules for instructions. Here the rules are more
interesting. The first rule (eelim) for unpacking existential types is really just
a coercion rule combined with the subtype rule (existl-sub) from Figure 3.6.
The rule (comp) is for typing composite instructions, and uses the func-
tion UniqDef from Section 2.3 to ensure that there are no race conditions.
This check is not strictly needed in the rule, because we only work with well-
formed programs, that is programs that satisfy UniqDef, but the check is
here for clarity. Also the rule crucially relies on the property that no race
conditions can occur, which is enforced by UniqDef. The resulting regfile
R′ is a composition of the original regfile R and all the simple regfile types
yielded by the small instructions.
The rule for conditional jumps (beq) is the first time we see a rule for a
control transfer instruction (there are, of cause, similar rules for the condi-
tional jump instructions, but these rules are left out from this presentation).
In the rule we first check that r contains an integer value and that v is a code
address (either directly with a label or through a register), then we check that
it is safe to jump to the code pointed to by v if r contains the integer value
zero. That is, we see if we can find two substitutions, one for type variables
and one for the index variables, so that R is a subtype of R′; otherwise we
know the integer value e in r is different from zero and we update the index
context to record this.
The rule for procedure calls (call) is also a rule for a control transfer
instruction, and the rule follows the same pattern as the (beq) rule. The
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(eelim)
dom(φ1) ∩ dom(φ2) = ∅ ∆; φ1 ∧ φ2;Ψ; R{r : τ} ⊢ ins ⇒ φ′; R′
∆; φ1;Ψ; R{r : ∃φ2.τ} ⊢ ins ⇒ φ′; R′
(comp)
UniqDef(sins1, . . . , sinsn)
∆; φ;Ψ; R ⊢ sins1 ⇒ R1 · · · ∆; φ;Ψ; R ⊢ sinsn ⇒ Rn
R′ = R+ R1 + . . .+ Rn
∆; φ;Ψ; R ⊢ sins1; . . . ;sinsn ⇒ φ; R′
(beq)
Ψ; R ⊢ r : int(e)
Ψ; R ⊢ v : ∀∆′.∀φ′. R′
φ ∧ e = 0 ⊢ θ : φ′ ∆; φ ∧ e = 0 ⊢ Θ : ∆′
∆; φ ∧ e = 0 |= R <: R′[Θ][θ]
∆; φ;Ψ; R ⊢ beq r, v ⇒ φ ∧ e 6= 0; R
(call)
R1(csp) = S
Ψ; R1 ⊢ v : ∀∆2.∀φ2. R2
φ1 ⊢ θ : φ2 ∆1; φ1 ⊢ Θ : ∆2
∆1; φ1 |= R1{csp : ∀∅.∀φ3. R3 :: S} <: R2[Θ][θ]
∆1; φ1;Ψ; R1 ⊢ call(v) ⇒ φ3; R3
(do)
Ψ; R1 ⊢ v : int(e) φ1 |= e > 0
R1(dsp) = S
k1 ∈ dom(φ2) φ2 |= 0 ≤ k1 < e
R2(dsp) = int(k1) :: S
φ1 ⊢ θ1 : φ2
∆; φ1 |= R1{dsp : int(0) :: S} <: R2[θ1]
∆; φ2;Ψ; R2 ⊢ B ⇒ φ3; R3{dsp : int(k1) :: S}
φ′3 = φ3 ∧ {k2 : int | k1 < e− 1 ∧ k2 = k1 + 1} k2 6∈ dom(φ3)
φ′3 ⊢ θ2 : φ2
∆; φ′3 |= R3{dsp : int(k2) :: S} <: R2[θ2]
∆; φ1;Ψ; R1 ⊢ do(v) {B} ⇒ φ3 ∧ k1 = e− 1; R3{dsp : S}
(enddo)
R(dsp) = int(e) :: S
∆; φ;Ψ; R ⊢ enddo ⇒ φ; R{dsp : S}
Figure 3.9: Type rules for instructions.
only change is that we have to push the return address, which is a code
pointer, to the call-stack and this is reflected in the type rule. One subtlety
in this rule is that the state type pushed on the stack must not bind any type
variables, because I only want to introduce new type variables at named code
locations.
The rule for do-loops is more involved than the other rules, and is de-
scribed separately in the following. The rule for the enddo instruction (enddo)
on the other hand is rather simple. Remember that the enddo is used when
we have branched out of a do-loop and need to clean up the do-stack, thus
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φ1; R1
φ2; R2
φ3; R3
k1 < e− 1
φ3 ∧ k1 = e− 1; R3{dsp : S}
(a)
(b)
(c)
(e)
(d)
Figure 3.10: Diagram for explaining the (do) rule.
we simply pop the top of the do-stack.
The type rule for do-loops
The rule for do-loops in Figure 3.9 is complicated. This section explains the
rule by dissecting the premise, piece by piece. Figure 3.10 gives diagrammatic
aid for the explanation.
To check a do instruction:
do(v) {B}
in the typing context ∆; φ1;Ψ; R1 we proceed as follows:
• First, we check that the loop count v is an integer value and that it is
strictly greater than zero (the latter requirement is inherited from the
real custom DSP):
Ψ; R1 ⊢ v : int(e) and φ1 |= e > 0.
• Then we must guess a typing context for type checking the loop body
B. That is, we must find an index context φ2 and a regfile type R2 (the
type variable context ∆ and the store type Ψ remains fixed). The typing
context must record that the loop counter is on top of the do-stack, that
this counter has a value between zero and the loop count e, and except
for the top of the do-stack the do-stack must have the same contents as
when we enter the loop:
k1 ∈ dom(φ2) and φ2 |= 0 ≤ k1 < e
and R1(dsp) = S and R2(dsp) = int(k1) :: S
As a side note, you might find it helpful to think of the typing context
φ2 and R2 as a loop invariant.
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• Next, we check that when we enter the do instruction the starting con-
text φ1 and R1 is compatible with the loop body context φ2 and R2 if
we push a zero on the do-stack, that is (a) in Figure 3.10:
φ1 ⊢ θ1 : φ2 and ∆; φ1 |= R1{dsp : int(0) :: S} <: R2[θ1]
That is, the loop counter starts at zero and counts up to the loop count.
• Then we check the body of the loop to get the context φ3 and R3 at the
end of the loop body, that is (b) in Figure 3.10:
∆; φ2;Ψ; R2 ⊢ B ⇒ φ3; R3{dsp : int(k1) :: S}
The typing rule for the body B is described in Section 3.2.3.
• After that, we check that it is safe to jump back to the top of the loop
body in all iterations but the last one(i.e., that the context φ′3 and R3,
with an updated do-stack, is compatible with the loop body context φ2
and R2. Also, we increment the loop counter on the top of the do-stack,
that is (c) and (d) in Figure 3.10:
φ′3 = φ3 ∧ {k2 : int | k1 < e− 1 ∧ k2 = k1 + 1} k2 6∈ dom(φ3)
φ′3 ⊢ θ2 : φ2 and ∆; φ
′
3 |= R3{dsp : int(k2) :: S} <: R2[θ2]
Incrementing the loop counter is done by introducing a fresh index
variable k2 and then substituting all occurrences of k1 by k2 in R2.
• Finally, we end up with the resulting typing context where we have
popped the loop counter off the do-stack and we know that if we reach
this point in the program then k1 must have the value e− 1, that is (e)
in Figure 3.10:
φ3 ∧ k1 = e− 1; R3{dsp : S}
Remember that k1 is the value of the loop counter at the entry of the
loop which is why it is e− 1 and not e.
Note that, we let the loop counter run from zero to the loop count, count-
ing how many times the loop has been executed. This is different from what
the abstract machine does and what the real hardware does, but it makes the
type annotations we have to write in our programs somewhat nicer, and the
difference is not observable in Featherweight DSP because the only instruc-
tions that can manipulate the do-stack are the do instruction and the enddo.
See Chapter 4 for examples of such type annotations.
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(jmp)
Ψ; R ⊢ v : ∀∆′.∀φ′. R′
φ ⊢ θ : φ′ ∆; φ ⊢ Θ : ∆′
∆; φ |= R <: R′[Θ][θ]
∆; φ;Ψ; R ⊢ jmp(v)
(ret)
R(csp) = ∀∅.∀φ′. R′ :: S
φ ⊢ θ : φ′ ∆; φ |= R{csp : S} <: R′[θ]
∆; φ;Ψ; R ⊢ ret
(halt) ∆; φ;Ψ; R ⊢ halt
(seq)
∆; φ;Ψ; R ⊢ ins⇒ φ′; R′ ∆; φ′;Ψ; R′ ⊢ I
∆; φ;Ψ; R ⊢ ins I
(body)
∆; φ;Ψ; R ⊢ ins1 ⇒ φ1; R1 · · · ∆; φn−1;Ψ; Rn−1 ⊢ insn ⇒ φ′; R′
∆; φ;Ψ; R ⊢ ins1 . . . insn ⇒ φ′; R′
Figure 3.11: Static semantics, instruction sequences
3.2.3 Typing of Instruction Sequences and Programs
Figure 3.11 shows the typing rules for instruction sequences and do-bodies.
In the rule for jumps (jmp) we see the familiar pattern where substitutions
and regfile subtyping are used for control transfer instructions. The rule
for the return instruction (ret) is similar, except here we only need to find
a substitution for the index variables, because we know from the (call) rule
that the state types pushed on the call-stack do not bind any type variable.
The rules (call) and (ret) are the only rules that manipulate the call-stack.
The rule for the halt instruction simply states that it is correct to halt in any
typing state.
The rules for instructions sequences (seq) and do-bodies (body) work by
threading the index context and regfile type through the instructions com-
prising the sequence/do-body. These rules make the type system control-flow
sensitive.
Figure 3.12 shows the typing rules for programs. That is, how to type
check data values and instruction sequences in the initial store.
The most interesting thing to note about these rules is how parametric
polymorphism is treated. The rule for type checking data values (xarray)
and the rule for whole programs (prog) ensure that we cannot have any poly-
morphic data memory locations, because the values have to be wellformed
in an empty type variable context and empty index context. Code labels, on
the other hand, are allowed to introduce their own type and index variables
without restrictions.
In the rule for whole programs (prog) when we check that it is safe to
the execution at label ℓi we use the special regfile type Rinit that maps all
registers to the nonsense type junk.
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(xarray)
Ψ; {} ⊢ v1 : τ1 · · · Ψ; {} ⊢ vn : τn
∅; {} |= τ1 <: τ · · · ∅; {} |= τn <: τ
Ψ ⊢ X:<v1, . . . , vn> : τ xarray(n)
(code)
∆; φ;Ψ; R ⊢ I
Ψ ⊢ I : ∀∆.∀φ. R
(prog)
∅; {} ⊢wf τ1 · · · ∅; {} ⊢wf τn
Ψ = {ℓ1 : τ1, . . . , ℓn : τn}
Ψ ⊢ mval1 : τ1 · · · Ψ ⊢ mvaln : τn
∅; {} |= ∀∅.∀[]. Rinit <: τi
⊢ (ℓi, ℓ1:mval1 . . . ℓn:mvaln)
Figure 3.12: Static semantics, programs
3.3 Properties of the Baseline Type System
The baseline type system ensures that if a program prog type checks ⊢ prog,
then the abstract machine from Section 2.3.2 will not become stuck during
execution of prog. That is, either the abstract machine will reach a terminal
configurarion (i.e., a configuration where the current instruction sequence
is halt) or it will run forever (i.e., there will always be a rewrite rule that
matches the current configuration).
This means that the type system ensures that fixed-point numbers are
only added to or multipied by fixed-point numbers, that integers are only
added to other integers or to pointers into X or Y memory, that integers are
only multiplied by other integers, that two pointers are neither multiplied nor
added, that we only transfer control to instruction sequences and not to data
values, that we cannot execute the enddo instruction unless we have branched
out of a do-loop, a ret instruction unless an unmatched call instruction has
been executed, and that we do not read or write outside the bounds of an
array.
This section sketches the formalisation of these properties. The formali-
sation of the link between the operational semantics from Section 2.3.2 and
the baseline type system is messy because the operational semantics and the
baseline type system have been developed for two different purposes, and
not to match up nicely in a formal proof. As is clear from the following, I
have not carried out complete proofs for the theorems and lemmas I present.
This section just presents a rough outline of the formalisation.
As the baseline type system is an adaptation of DTAL, we can also reuse
the proof of type soundness for DTAL in [56] to prove type soundness for the
baseline type system.
The proof follows the standard subject-reduction strategy [54]. Our main
theorem is the theorem for type safety.
Theorem 3.1 (Type safety)
Let P be a program (ℓi, ℓ1 : mval1 · · · ℓn : mvaln). If ⊢ P then P cannot become
stuck during evaluation when we start the execution at the code label ℓi. 2
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(loc-xarray)
X(ℓ) = (d1, . . . , dn)
0 ≤ i ≤ n
Ψ;X;Y;C ⊢ d1 : τ1 . . . Ψ;X;Y;C ⊢ dn : τn
∅; {} |= τ1 <: τ . . . ∅; {} |= τn <: τ
Ψ;X;Y;C ⊢ 〈ℓ, i〉 : τ xarray(n− i)
(loc-code)
C(ℓ) = I
∆; φ;Ψ; R ⊢ I
Ψ;X;Y;C ⊢ 〈ℓ, 0〉 : ∀∆.∀φ. R
Figure 3.13: Static semantics, dynamic locations
Theorem 3.1 can be proved via the usual subject reduction and progress
lemmas.
Lemma 3.3 (Subject reduction)
If ⊢ M and M ◮ M′ then ⊢ M′. 2
Lemma 3.4 (Progress)
If ⊢ M then either M is a terminal configuration (that is, the instruction sequence I
is just halt) or there exists a M′ such that M ◮ M′. 2
In Lemma 3.3 and Lemma 3.4 we use the judgement ⊢ M of a well-typed
machine configuration which has not been defined. Thus, we need to define
what the judgement ⊢ M means.
Definition 3.4 (Well-typed Machine Configurations)
A machine configuration M = (X,Y,C, Γ, S,D, I) is well-typed ⊢ M if we
can find a typing context, a store type Ψ, and a regfile type R such that the
following conditions are satisfied:
1. Ψ and R are wellformed: ∅; {} ⊢wf Ψ and ∅; {} ⊢wf R.
2. The store type Ψ describe the X, Y, and code memory. That is, we need
a judgement Ψ ⊢ X,Y,C. This judgement is described in the following.
3. All the registers i Γ can be given the types in the the regfile type R:
Ψ;X;Y;C ⊢ Γ(r) : R(r) for all r ∈ dom(Γ). Again, this judgement is
describe in more detail in the following.
4. The call-stack can be given the type in R(csp): Ψ ⊢ S : R(csp).
5. The do-stack corresponds to R(dsp) and that the current instruction
sequence is well-typed: ∅; {};Ψ; R ⊢ I,D. 2
In Definition 3.4 we have used some undefined helper judgements. These
judgements are not defined because the baseline type system operates on
syntactic values whereas the dynamic semantics operates on dynamic values.
The most basic part we need to define is how to derive types for data values
(d in Figure 2.8). That is, we need a judgement Ψ;X;Y;C ⊢ d : τ, notice that
for this judgement we need both the dynamic and static store. Only the rules
for locations are interesting. Figure 3.13 shows the typing rules for dynamic
locations.
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When we have the judgement for data values we can define a judgement
for the whole store:
Ψ;X;Y;C ⊢ X(ℓ) : Ψ(ℓ) for all ℓ ∈ dom(X)
Ψ;X;Y;C ⊢ Y(ℓ) : Ψ(ℓ) for all ℓ ∈ dom(Y)
Ψ;X;Y;C ⊢ C(ℓ) : Ψ(ℓ) for all ℓ ∈ dom(C)
Ψ ⊢ X,Y,C
Similar we can make a judgement for the call stack S without problems.
However, it is more troublesome to define the judgement for the do-stack
D and for the current instruction sequence. The problems stems from the
treatment of do-loops in the operational semantics, and in particular that the
operational semantics is a small-step semantics whereas the typing rules for
do-loops (do) and (body) in Figures 3.9 and 3.11 takes a more big-step view
of do-loops. Thus, we need to define a judgement that takes both the do-stack
and the current instruction sequence into account.
To show Lemma 3.4 we need to prove the property that the type system
preserves consistent index contexts, or rather that consistent index contexts
are preserved for reachable code.
Lemma 3.5 (Consistent Contexts are preserved)
Given ∆, φ, and R, where φ is consistent and R is well formed, and:
∆; φ;Ψ; R ⊢ ins⇒ φ′; R′
2
and control is transfered to the instruction following ins, then R′ is wellformed and
φ′ is consistent.
Proof (Sketch) To prove Lemma 3.5 the only interesting rules to examine
are those from Figure 3.9 where the index context is changed. That is:
• Extending the context with a context bound by an existential quantifier
the rule (eelim).
• The rules for conditional jump family exemplified by rule (beq).
• Subroutine call the rule (call).
• Do-loops the rule (do).
For all cases we can use Lemma 3.6 in the following, that says that if we
have a consistent index context we cannot use it to find a substitution for an
inconsistent index context.
For the rule (eelim) Lemma 3.6 works, because all existential quantifiers
must have been introduced via the rule (existr-sub) from Figure 3.6 and here
we see that the index context packaged by the existential quantifier must have
been consistent to be packaged in the first place.
For the other rules the most interesting thing to note, is that we must
allow inconsistent index contexts for unreachable code. For example, if we
know that register r contains the integer 0, and we reach the instruction beq
r, v, then we will create an inconsistent index context. This is not a problem,
because the code is unreachable, nevertheless it is an uncommon property for
a type system.
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1 fill_zero:
2 x0 = 0
3 do (i11) {
4 xmem[i0] = x0; i0 += 1
5 }
6 ret
Figure 3.14: Initialisation of array.
Lemma 3.6 (Substitution preserve consistency)
If ⊢c φ1 and φ1 ⊢ θ : φ2 then ⊢c φ2. 2
Proof Follows straight from the definition of consistency (Definition 3.3) and
the substitution judgement in Figure 3.4.
3.4 Shortcomings of the Baseline Type System
This section describes two problems I have found with the DTAL-like baseline
type system presented in Section 3.2. These problems have been identified by
trying to give type annotations to handwritten DSP assembler programs. Sec-
tions 3.5 and 3.6 present extentions to the baseline type system to overcome
these shortcomings.
3.4.1 Invariance of the array type constructors
The invariance of the type constructors xarray and yarray (see Section 3.1.8)
can hinder us for giving a precise type to a procedure that manipulates an
array.
As an example, consider the procedure fill_zero in Figure 3.14. This
procedure takes an array (in X memory) and initialises the array with zeros.
This procedure is an example of an important class of procedures. We only
have statically allocated memory that we have to manage explicitly; we can-
not rely on a runtime system to initialise memory for us. Our first stab at a
type for fill_zero could be:
∀s.∀{n : int | n > 0}.[ i0 : junk xarray(n),
i11 : int(n),
csp : [ i0 : int(0) xarray(n),
i11 : int(n),
x0 : junk,
csp : s] :: s]
This type says that when we call fill_zero then the register i0 must contain
(a pointer to) an array in X memory of size n, the register i11 must contain
the integer n, and the top of the call-stack must be a code-pointer that expects
the register i0 to contain an array of size n where all the elements have the
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value 0, and the register x0 to contain some arbitrary value. But this type is
wrong for two reasons: First, while the rule (write) in Figure 3.8 allows us
to write integers (with value 0) to a junk array, there is no way to transform
a junk array into an integer array, even if we know operationally that all the
elements of the array are integers (with the value 0). Second, the procedure
fill_zero in Figure 3.14 increments the register i0 n times, thus i0 will
contain an array of size zero. This could be fixed by saving the value of i0
in the beginning of fill_zero, but that would still not fix the first problem.
Hence, the best type we end up with for fill_zero is:
∀s.∀{n : int | n > 0}.[ i0 : int xarray(n),
i11 : int(n),
csp : [ i0 : int xarray(0),
i11 : int(n),
x0 : junk,
csp : s] :: s]
which is not satisfying because this type does not capture the main function-
ality of fill_zero. (In this type I have even cheated a bit and uses int as
shorthand for ∃{k : int}.int(k).)
Another consequence of the invariance of the array type constructors is
that we must be careful not to be too specific when we give a type for an
array. For example, if we have an array with the type:
int(0) xarray(n)
then we are only allowed to write integers with the value zero into this array.
In Section 3.6 I present some modifications to the baseline type system so
that fill_zero can be typed, and in Section 4.1.2 I show the type annotations
for fill_zero using this modified type system.
3.4.2 Prefetching from Memory
A common idiom found in loops that traverse an array in sequence is to
prefetch data frommemory so that the data is ready in registers when needed
for calculations. Using this idiom together with composite instructions it is
often possible to reduce the number of instructions (not small instructions)
in a loop.
Figure 3.15 shows a procedure that performs pointwise vector multipli-
cation using this idiom. Compare this code to the, less efficient, code in
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1 vecpmult_prefetch:
2 x0 = xmem[i0]; i0+=1
3 y0 = ymem[i4]; i4+=1
4 do (i7) {
5 a0=x0*y0; x0 = xmem[i0]; i0+=1; y0 = ymem[i4]; i4+=1
6 xmem[i1] = a0; i1+=1
7 }
8 ret
Figure 3.15: Pointwise vector multiplication with prefetch.
Figure 2.2 on page 18. The type we want to assign to vecpmult_prefetch is:
∀s.∀{n : int | n > 0}.[ i0 : fix xarray(n),
i1 : fix xarray(n),
i4 : fix yarray(n),
i7 : int(n),
csp : [ x0 : junk, y0 : junk, a0 : junk,
i0 : fix xarray(0),
i1 : fix xarray(0),
i4 : fix yarray(0),
i7 : int(n),
csp : s] :: s]
There is nothing wrong with this type if we use the code from Figure 2.2
which does not prefetch data from memory, but in Figure 3.15 the array
pointers in the registers i0 and i4 are incremented n + 1 times. Thus, the
length of the arrays in i0 and i4 in the return type should be −1 and not 0.
This can be fixed, but what cannot be fixed is that in the last round of the
do-loop the values of x0 and y0 (line 5) are read outside the bounds of the
arrays in i0 and i4, and thus the program does not type check. In the last
round of the do-loop the size of the arrays in i0 and i4 will be zero, thus the
(read) rule from Figure 3.8 cannot be used since it states that e (the length of
the array) must be greater than zero.
In the following section I show how we can work around this problem,
and Section 4.1.1 and Section 4.1.2 give type annotated versions of vector
multiplication with and without the prefetch idiom.
3.5 Extension 1: Out of Bounds Memory Reads
As pointed out in Section 3.4.2 the prefetch example from Figure 3.15 is not
typable using the baseline type system presented in Section 3.2. There are
two reasons why the prefetch example cannot be typed (the second is a con-
sequence of the first):
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(read-oob)
Ψ; R ⊢ r2 : τ xarray(e) φ |= e ≤ 0
∆; φ;Ψ; R ⊢ r1 = xmem[r2] ⇒ R{r1 : junk}
(do-oob)
Ψ; R1 ⊢ v : int(e) φ1 |= e > 0
R1(dsp) = S
k1 ∈ dom(φ2) φ2 |= 0 ≤ k1 < e
R2(dsp) = int(k1) :: S
φ1 ⊢ θ1 : φ2
∆; φ1 |= R1{dsp : int(0) :: S} <: R2[θ1]
∆; φ2 ∧ 0 ≤ k1 < e− 1;Ψ; R2 ⊢ B ⇒ φ3; R3
φ′3 = φ3 ∧ {k2 : int | k1 < e− 2 ∧ k2 = k1 + 1} k2 6∈ dom(φ3)
φ′3 ⊢ θ2 : φ2
∆; φ′3 |= R3{dsp : int(k2) :: S} <: R2[θ2]
∆; φ2 ∧ k1 = e− 1;Ψ; R2 ⊢ B ⇒ φ4; R4{dsp : int(k1) :: S}
∆; φ1;Ψ; R1 ⊢ do(v) {B} ⇒ φ4; R4{dsp : S}
Figure 3.16: Rule for out of bounds memory reads and refined rule for do-
loops.
1. In the last round of the do-loop the code reads from outside the bounds
of the arrays being multiplied (the arrays pointed to by i0 and i4). But
values read are never used in a computation. The obvious solution to
fix this problem is to allow reads from out of bounds memory, but give
the type junk to the data read (there are no instructions that works on
junk, thus this is safe).
2. If we modify the rules to allow out of bounds memory reads as de-
scribed in the first point then we face the problem that in the last round
of the do-loop in the prefetch example the register file, R, will have a
different shape than the other rounds. To be more specific: after all the
rounds, but the last, the registers x0 and y0 have type fix; whereas
after the last round the registers x0 and y0 have type junk.
Thus, to be able to type the prefetch example we need to extend the rules
from Figure 3.8 with a rule to allow out of bounds memory reads. And we
need to refine the rule for do-loops from Figure 3.9 to allow that in the last
round of a loop the regfile type can be different from all the other rounds.
Figure 3.16 shows these rules. Like in Figure 3.8 I only show a rule for
X memory, as the rule for Y memory is similar.
You may wonder why it is necessary to change the type rule for do-loops
to allow out-of-bounds memory reads since do-loops do not have anything
to do with reading from memory. The reason for this is that with the (read-
oob) rule we depart in a significant way from DTAL. Namely, we allow the
index context to determine the syntactic structure of types in the conclusion
of a typing rule. Thus, we cannot just erase all the dependent types from
our derivation trees and still get a valid derivation tree. This means that if
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we extend the baseline type system we can make more programs typable
because we have more precise types.
Instead of modifying the (do) rule we could introduce some kind of sum
types and make the result of load instruction be a sum type where one sum-
mand would be junk if we read outside the bounds of an array. In Sec-
tion 6.1.2 I go into more details about a sum-type extension.
The two extended typing rules in Figure 3.16 have two drawbacks:
• They make it more difficult to give precise type error messages when
there is an out-of-bounds error, because we now allow values to be
read from outside an array, even if that is not what the programmer
intended. Instead a type error will occur when the values read outside
an array are used in a calculation, and these two places (the read and
the use) may be far from each other in the program text.
• The rule (do-oob) requires that the body of a loop, B, is checked twice.
Thus, if we have nested loops the innermost body is checked an expo-
nential number of times proportional to the depth of the nesting.
3.6 Extension 2: Pointer Arithmetics and Aggregate Types
In Section 3.4.1 we saw that if we use the baseline type system presented in
Section 3.2 we cannot give a type that captures the main functionality of the
typical function fill_zero in Figure 3.14. This section presents a modified
version of the baseline type system. The modification consists of two novel
typing constructs: a combination of alias types and index types that allows
us to track alias information and pointer arithmetic, and aggregate types that
allow us to handle non-homogeneous arrays and have different views on a
block of memory.
The reason we cannot give a satisfactory type for fill_zero is that the
baseline type system handles alias information in such a heavy-handed way:
by enforcing the type invariance principle. That is, all memory locations are
required to be invariant in their type, as are the array type constructors. The
assumption that memory locations are invariant in their type makes it sound
to ignore alias information which is sometimes a complication desirable to
get rid of. But for low-level languages such as assembler, alias information
can be important when we want to give a more precise type for functions like
fill_zero, for instance. The important functionality of fill_zero is how it
modifies the store.
Let us take a look at the procedure fill_zero again to figure out what
is needed to type check this procedure precisely. As it happens, it is not
enough just to track alias information. We must also handle that, within the
do-loop, the array that fill_zero manipulates is only partially initialised.
That is, the first part of the array has been initialised but the last part still
contains nonsense values. Thus, we need to extend the baseline type system
so that it can handles: alias information, non-homogeneous arrays (that is, the
elements of an array can have different types), and pointers into these non-
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store types Ψ ::= {ρ1 : Ξ1, . . . , ρm : Ξm}X ∗
{ρ′1 : Ξ
′
1, . . . , ρ
′
n : Ξ
′
n}Y ∗
{ℓ1 : σ1, . . . , ℓk : σk}
state types σ ::= ∀∆.∀φ. (Ψ, R)
locations ρ ::= ℓ | η
type variable contexts ∆ ::= ∅ | ∆,ω | ∆, α | ∆, η
types τ ::= α | σ | ∃φ.τ | junk | int(e) | fix |
xptr(ρ, e) | yptr(ρ, e)
aggregate types Ξ ::= τ[e] | Ξ1@Ξ2
location variables η
Figure 3.17: Type syntax for Featherweight DSP extended with locations and
aggregate types.
homogeneous arrays. Henceforth I use the term aggregate objects to denote
non-homogeneous arrays (borrowing a term from the C standard [27]).
Figure 3.17 shows the modified parts of the syntax for type expressions.
Compared to the syntax in Figure 3.1, the modifications are:
• locations, ρ, are now either a concrete label, ℓ, or a location variable, η;
• two new type constructors xptr(ρ, e) and yptr(ρ, e). A value with type
xptr(ρ, e) denotes a pointer to the address ρ+ e in X memory;
• state types, σ, are extended with a store type component;
• a new form of types called segment types, τ[e], to denote sequences of
elements of the same type. That is, the segment τ[e] denotes e elements
of type τ. The elements are consecutive in memory. We say that e is the
size of the segment.
• aggregate types, Ξ, which are sequences of segments;
• no array types, because we use aggregate types instead;
• store types, Ψ, are spilt into three mappings: one for locations in Xmem-
ory, one for locations in Y memory, and one for locations in code mem-
ory.
The first three modifications are used for tracking alias information in the
style of Walker [53], the next two modifications are for handling aggregate
objects, and the last two modifications are just to simplify some of the typing
rules.
Aggregate types can on one hand be seen as a generalisation of product
types. For example, to model a tuple with three integers we can freely use
one of the following aggregate types:
int[1]@int[1]@int[1]
int[1]@int[2]
int[2]@int[1]
int[3]
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which are all equivalent. If we want to write the type of an array of fixed-
point numbers that starts with a header specifying the length of the array as
an integer, we can use the aggregate type:
int(n)[1]@fix[n]
On the other hand, aggregate types are not as “first class” as ordinary
tuples. While tuples can usually be nested; we do not allow the formation of
segments where elements types are aggregate types themselves. The reason
for this is that it would take us outside Presburger arithmetic. I go into more
detail about nested aggregate types in Section 6.1.2.
3.6.1 Equality for Pointer Types and Aggregate Types
Figure 3.18 extends the type equality defined in Figure 3.5 to pointer types
and aggregate types. The rules are not syntax directed at all, instead it should
be clear that they define an equivalence relation. What is perhaps more inter-
esting, is that these rules are defined so that aggregate types form a monoid
with the append operator @ as composition and any segment of size zero as
the identity (or unit). That is, the following properties are satified:
• It has left and right units. Any segment of size zero is a unit. This
follows directly from the (aggr-zerol-eq) and the (aggr-zeror-eq) rules.
• It is associative. This follows directly from the (aggr-assoc-eq) rule.
Because @ forms a monoid we are justified to view an aggregate type as a
sequence of segments. In the rest of this thesis I shall write aggregate types as
sequences without further comment.
Aggregate types defined solely by the syntactic grammar and restricted
only by the wellformedness constraint that all type variables and index vari-
ables must be bound in a typing context are too flexible, it allows us to write
nonsensical segments such as τ[−1]. The wellformedness rules for aggre-
gate types must exclude segments with a negative size. Figure 3.19 shows
the rules for well-formed pointer types and aggregate types. But even well-
formed aggregate types can be too unwieldy sometimes, the notion of nor-
malised aggregate types can be convenient.
Definition 3.5 (Normalised aggregate types)
An aggregate type τ1[e1] @ · · · @ τn[en] is normalised with respect to a type
variable context ∆ and an index context φ if and only if:
1. φ |= 0 < ei for all ei.
2. All adjacent segments τi[ei] @ τi+1[ei+1] have distinct element types.
That is, ∆; φ |= τi ≡ τi+1 does not hold. 2
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(ptr-var-eq)
η1 ∈ ∆ η2 ∈ ∆ η1 = η2
φ |= e1 = e2
∆; φ |= xptr(η1, e1) ≡ xptr(η2, e2)
(ptr-loc-eq)
ℓ1 = ℓ2 φ |= e1 = e2
∆; φ |= xptr(ℓ1, e1) ≡ xptr(ℓ2, e2)
(aggr-seg-eq)
∆; φ |= τ1 ≡ τ2 φ |= e1 = e2
∆; φ |= τ1[e1] ≡ τ2[e2]
(aggr-zerol-eq)
φ |= e = 0
∆; φ |= τ[e]@Ξ ≡ Ξ
(aggr-zeror-eq)
φ |= e = 0
∆; φ |= Ξ@τ[e] ≡ Ξ
(aggr-split-eq)
∆; φ |= τ ≡ τ1 ∆; φ |= τ ≡ τ2
φ |= e = e1 + e2 φ |= e1 ≥ 0 φ |= e2 ≥ 0
∆; φ |= τ[e] ≡ τ1[e1]@τ2[e2]
(aggr-assoc-eq) ∆; φ |= Ξ1@(Ξ2@Ξ3) ≡ (Ξ1@Ξ2)@Ξ3
(aggr-cong-eq)
∆; φ |= Ξ1 ≡ Ξ′1 ∆; φ |= Ξ2 ≡ Ξ
′
2
∆; φ |= Ξ1@Ξ2 ≡ Ξ′1@Ξ
′
2
(aggr-trans-eq)
∆; φ |= Ξ1 ≡ Ξ2 ∆; φ |= Ξ2 ≡ Ξ3
∆; φ |= Ξ1 ≡ Ξ3
Figure 3.18: Equality for pointer and aggregate types
η ∈ ∆ φ ⊢wf e
∆; φ ⊢wf xptr(η, e)
φ ⊢wf e
∆; φ ⊢wf xptr(l, e)
∆; φ ⊢wf τ φ |= 0 ≤ e
∆; φ ⊢wf τ[e]
∆; φ ⊢wf Ξ1 ∆; φ ⊢wf Ξ2
∆; φ ⊢wf Ξ1@Ξ2
Figure 3.19: Well-formed pointer types and aggregate types
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3.6.2 Subtyping for Pointer Types and Aggregate Types
Similar to how we defined equality, in the previous section we need to extend
the rules for subtyping, and we need to define a new typing rule for state
types, because state types now include a store type. Figure 3.20 shows the
new rules for subtyping of pointer types, aggregate types, state types, and
store types.
Again, the rules for aggregate type are not syntax directed at all, instead it
should be clear that they define a partial ordering. The rules for pointer types
and aggregate types are straightforward and should not cause any surprises.
In the rule for state types (state-xp-sub)we need a substitution on location
variables, but there is a slight twist on which substitutions are allowed. This
is discussed in the following section. Other than that, the rule (state-xp-sub)
is the obvious extension of the rule (state-sub) from Figure 3.6.
The rule for store types (store-sub) is similar to the rule for regfile types
(regs-sub) in Figure 3.6. The only noteworthy part is that we do not have
to go through all three components of the store types only the parts for
X memory and Y memory. The code memory part does not change dur-
ing type checking, this will be enforced by the rule for whole programs in
Section 3.6.4.
3.6.3 Substitutions for Location Variables
For the judgement for subtyping of state types we need to define substitution
for pointer variables. Thus, we extend type and stack variable substitutions,
Θ, from Section 3.1.6:
Θ ::= [] | Θ[α 7→ τ] | Θ[ω 7→ S] | Θ[η 7→ ρ]
But we have to be careful with these substitutions or we will introduce
type unsoundness. In Walker and Morrisett’s approach to alias information
if two location variables are different then they must be guaranteed to point
to different locations. In other words, we have the extra constraint that shar-
ing or aliasing must not be introduced by substitution. This means that we
extend the rules in Figure 3.4 with the two rules:
l 6∈ rng(Θ)
∆; φ ⊢ Θ : ∆′
∆; φ ⊢ Θ[η 7→ ℓ] : ∆′, η
η2 ∈ ∆ η2 6∈ rng(Θ)
∆; φ ⊢ Θ : ∆′
∆; φ ⊢ Θ[η1 7→ η2] : ∆′, η1
3.6.4 Instructions, Instruction Sequences, and Programs
The major change we have to make relative to the rules for instructions and
instruction sequences in baseline type system is that state types now have a
store component and that we have to thread a store type through the typing
rules. That is, for small instructions the typing judgement is changed from
∆; φ;Ψ; R ⊢ sins ⇒ R′
to
∆; φ;Ψ; R ⊢ sins ⇒ Ψ′; R′
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(ptr-var-sub)
η1 ∈ ∆ η2 ∈ ∆ η1 = η2
φ |= e1 = e2
∆; φ |= xptr(η1, e1) <: xptr(η2, e2)
(ptr-loc-sub)
ℓ1 = ℓ2 φ |= e1 = e2
∆; φ |= xptr(ℓ1, e1) <: xptr(ℓ2, e2)
(aggr-seg-sub)
∆; φ |= τ1 <: τ2 φ |= e1 = e2
∆; φ |= τ1[e1] <: τ2[e2]
(aggr-join-sub)
φ |= e = e1 + e2 φ |= e1 ≥ 0 φ |= e2 ≥ 0
∆; φ |= τ1 <: τ ∆; φ |= τ2 <: τ
∆; φ |= τ1[e1]@τ2[e2] <: τ[e]
(aggr-split-sub)
φ |= e = e1 + e2 φ |= e1 ≥ 0 φ |= e2 ≥ 0
∆; φ |= τ <: τ1 ∆; φ |= τ <: τ2
∆; φ |= τ[e] <: τ1[e1]@τ2[e2]
(aggr-refl-sub)
∆; φ |= Ξ1 ≡ Ξ2
∆; φ |= Ξ1 <: Ξ2
(aggr-cong-sub)
∆; φ |= Ξ1 <: Ξ′1 ∆; φ |= Ξ2 <: Ξ
′
2
∆; φ |= Ξ1@Ξ2 <: Ξ′1@Ξ
′
2
(aggr-trans-eq)
∆; φ |= Ξ1 <: Ξ2 ∆; φ |= Ξ2 <: Ξ3
∆; φ |= Ξ1 <: Ξ3
(state-xp-sub)
∆ ∩ ∆2 = ∅ dom(φ) ∩ dom(φ2) = ∅
φ2 ⊢ θ : φ1 ∆2; φ2 ⊢ Θ : ∆1
∆,∆2; φ∧ φ2 |= R2 <: R1[Θ][θ]
∆,∆2; φ ∧ φ2 |= Ψ2 <: Ψ1[Θ][θ]
∆; φ |= ∀∆1.∀φ1. (Ψ1, R1) <: ∀∆2.∀φ2. (Ψ2, R2)
(store-sub)
∆; φ |= ΨX(ρ) <: Ψ′X(ρ) for all ρ in Ψ
′
X
∆; φ |= ΨY(ρ) <: Ψ′Y(ρ) for all ρ in Ψ
′
Y
∆; φ |= Ψ <: Ψ′
Figure 3.20: Subtyping for pointer types, aggregate types, state types, and
store types
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(read-pa)
R(r2) = xptr(ρ, e)
∆; φ |= ΨX(ρ) ≡ τ1[e1]@ · · · @τn[en]
φ |= 0 ≤ e < e1 + · · ·+ en
φ |= 0 ≤ e− (e1 + · · ·+ ei−1) < ei
∆; φ;Ψ; R ⊢ r1 = xmem[r2] ⇒ {}; [r1 : τi]
(write-pa)
R(r1) = xptr(ρ, e) R(r2) = τ
∆; φ |= ΨX(ρ) ≡ τ1[e1]@ · · · @τn[en]
φ |= 0 ≤ e < e1 + · · ·+ en
rest = e− (e1 + · · ·+ ei−1)
φ |= 0 ≤ rest < ei
Ξ = τ1[e1]@ · · · @ τi[rest] @ τ[1] @ τi[ei − rest − 1] @ · · · @ τn[en]
∆; φ;Ψ; R ⊢ xmem[r1] = r2 ⇒ {ρ 7→ Ξ}X ; []
(incr-pa)
R(r) = xptr(ρ, e)
∆; φ;Ψ; R ⊢ r += c ⇒ {}; [r : xptr(ρ, e+ c)]
Figure 3.21: Type rules for aliasing and pointer arithmetic
For instructions, the typing judgement is similarly changed from
∆; φ;Ψ; R ⊢ ins⇒ φ′; R′
to
∆; φ;Ψ; R ⊢ ins⇒ φ′;Ψ′; R′
This change is pervasive, but for most of the rules, the required modifications
are straightforward and follow a common pattern. Thus, in this section I only
show the interesting rules or describe common patterns.
The rules that require nontrivial changes are the rules for the small in-
structions that manipulate the store and manipulate pointers. Figure 3.21
shows the new rules for reading from memory, writing to memory, and a
sample rule for how to increment a pointer (to X memory). Like in Sec-
tion 3.2.2 I do not list all the rules for doing pointer arithmetic because they
are all similar. But the restriction that pointers only can be incremented is
now removed.
The rule for incrementing a pointer (incr-pa) is pleasingly simple. From
the rule it is obvious that incrementing a pointer does not modify the store
(because Ψ is the same on both the left-hand side and the right-hand side of
the judgement in the conclusion). And the machinery for handling pointer
arithmetic is now almost identical to the machinery for handling integer
arithmetic. The only difference is that pointers are oriented around an “offset-
location” ρ.
The rules for loading and storing to memory are, unsurprisingly, more
involved. In the rule for loading from memory (read-pa) we first check that
we have a pointer into X memory, xptr(e, ρ), and that this pointer has not
been incremented or decremented so much that it does not point into the
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aggregate object at ρ. Next, to find the type of the the value we load from
memory we need to find the appropriate segment τi[ei] that contains element
number e of the aggregate object. The rule for storing to memory (write-pa) is
similar, but when we have found the appropriate segment τi[ei] that contains
element number e we need to split this segment into three segments: the
part before the value we are storing, τi[e− (e1 + · · ·+ ei−1)]; the value we are
storing, τ[1]; and the part after the value we are storing, τi[ei − rest− 1]. It is
important to note that these three segments all are well-formed, that is they
have a size that is non-negative, but the first and the last segments can have
size zero (if we are updating the first or the last element of the segment).
In the typing rules for instructions and instruction sequences we have to
change the rules so that not only the index context and a regfile type but also
a store type is threaded through the rules. For composite instructions we
have to change Merge so that it can merge store types as well as regfile types
(since small instructions now return both a regfile type and a store type). For
control transfer instructions we not only have to check that the register files
are compatible, the store types have to be compatible too. For example, the
typing rule for unconditional jumps becomes:
(jmp-pa)
Ψ; R ⊢ v : ∀∆′.∀φ′. (Ψ′, R′)
φ ⊢ θ : φ′ ∆; φ ⊢ Θ : ∆′
∆; φ |= R <: R′[Θ][θ]
∆; φ |= Ψ <: Ψ′[Θ][θ]
∆; φ;Ψ; R ⊢ jmp(v)
and the rules for conditional branches, the call and ret instructions, and
do-loops are changed in similar ways.
Figure 3.22 presents the new typing rules for programs. Here the typing
rules for arrays have been replaced with rules for aggregate objects (xaggr-
pa), the rules are similar except that for aggregate objects the elements do
not all have to have the same type. The rule for code instructions (code-pa)
has been changed so that the only assumptions on which procedures have
to agree globally is the type of code locations. The rule for whole programs
(prog-pa) looks complicated because store types have been split into three
parts, but it is not much more complicated than the rule (prog) from Fig-
ure 3.12 on page 48; it is just more verbose.
The rules in Figure 3.22 are more complicated than the rules in Figure 3.12
for three reasons: First, the types of instruction sequences and data values
are now different syntactic classes of types. Second, we don’t split aggregate
types into X and Y variants like we did for arrays in the baseline type system,
instead this splitting is done in the store type, Ψ, in the rule (prog-pa). Finally,
since we now thread the store type during checking, we are now allowed to
put more requirements on the store type required for a given procedure. The
last reason is the feature we are after, because it makes it possible to specify
that the store must be of a certain type before a given procedure can be called.
A curious detail of the rule (code-pa) is that it allow that some procedures
might refer to constant locations in X or Y memory that do not exists. This is
allowed as long as the procedures are not reachable from the start procedure,
that is, these procedures must be dead code.
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(aggr-pa)
Ψ; {} ⊢ v1 : τ1 · · · Ψ; {} ⊢ vn : τn
Ψ ⊢ <v1, . . . , vn> : τ1[1]@ · · · @τn[1]
(code-pa)
Ψ = {ρ1 : Ξ1, . . . , ρm : Ξm}X ∗
{ρ′1 : Ξ
′
1, . . . , ρ
′
n : Ξ
′
n}Y ∗
{ℓ1 : σ1, . . . , ℓk : σk}
∆; φ ⊢wf Ψ ∆; φ;Ψ; R ⊢ I
{ℓ1 : σ1, . . . , ℓk : σk} ⊢ I : ∀∆.∀φ. (Ψ, R)
(prog-pa)
∅; {} ⊢wf Ξ1 · · · ∅; {} ⊢wf Ξm
∅; {} ⊢wf Ξ
′
1 · · · ∅; {} ⊢wf Ξ
′
n
Ψ = {ℓx1 : Ξ1, . . . , ℓxm : Ξm}X ∗
{ℓy1 : Ξ′1, . . . , ℓyn : Ξ
′
n}Y ∗
{ℓc1 : σ1, . . . , ℓck : σk}
Ψ ⊢ dval1 : Ξ1 · · · Ψ ⊢ dvalm : Ξm
Ψ ⊢ dval′1 : Ξ
′
1 · · · Ψ ⊢ dval
′
n : Ξ
′
n
{ℓc1 : σ1, . . . , ℓck : σk} ⊢ ℓc1 : σ1 · · · {ℓc1 : σ1, . . . , ℓck : σk} ⊢ ℓck : σk
∅; {} |= ∀∅.∀[]. (Ψ, Rinit) <: σi
⊢ (ℓci, ℓx1 : X:dval1 . . . ℓxm : X:dvalm
ℓy1 : Y:dval
′
1 . . . ℓyn : Y:dval
′
n
ℓc1 : I1 . . . ℓck : Ik)
Figure 3.22: Modified typing rules for programs and memory values
3.7 Summary
In this chapter we have seen that it is possible to adapt DTAL to Feather-
weight DSP, and in the next chapter we shall see that with this baseline type
system we are able to express many invariants for handwritten DSP assem-
bler programs. The main work of the adaptation of DTAL to Featherweight
DSP has been to figure out how to handle the unusual features of a DSP
assembler language like composite instructions and special loop syntax.
Then, guided by real-life examples, I described two shortcomings stem-
ming from some of the DTAL design decisions: inability to handle the com-
mon idiom of prefetching memory and overly simplified handling of alias
information. These design decisions might be valid and right for the original
scope of DTAL (a typed low-level intermediate target language not intended
for human use) where we can rely on a runtime system with a garbage col-
lector that will take care of part of the memory management. But for hand-
written DSP assembler these decisions must be revised.
Finally, I presented two orthogonal extensions to the baseline type system.
The first extension is to allow out-of-bounds memory reads. The second
extension is based on two major modifications of the baseline type system:
• The original DTAL enforces the type invariance principle of memory
locations, thus eliminating the need to keep track of alias information.
Instead, I use alias types extended with index expressions to maintain
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alias information in the type system.
• I introduce the notion of aggregate types which is used to give types to
blocks of memory with heterogeneous types.
With these two modifications it becomes possible to give a precise type to
a procedure that takes an array and initialises it with zeros, for instance.
However, there is a potential drawback: locations cannot “escape” in general.
That is, the type system not only can track pointers and alias information, it
must. This would be problem in a general purpose setting, but for the limited
domain embedded DSP applications it is not a problem.
In the following chapters I refer to the type systems in Section 3.5 and
Section 3.6 as the extended type system as the two extensions are orthogonal.
Chapter 4
Examples
In this chapter I work through a number of Featherweight DSP examples with type
annotations from the type systems presented in Chapter 3. I describe how the type
rules are used to check these annotations. I discuss some of the limitations of the
type systems revealed by the examples. Finally, I describe the kind of code that
cannot be handled by the type systems.
4.1 Worked Examples
This section presents five Featherweight DSP examples annotated with types
from Chapter 3. Each example ends with a section summarising the points
that the example illustrates. Three of the examples use the baseline type
system from Section 3.2, one example uses the extended type system from
Section 3.6, and one example uses a combination of the extended type sys-
tems from Section 3.5 and Section 3.6. All examples use ASCII notation for
the type annotations. Guided by the statistics from Chapter 2 all examples
contain at least one do-loop and none of the examples contain any other con-
trol transfer instructions, such as jmp, except ret.
4.1.1 Pointwise Vector Multiplication
Figure 4.1 shows the pointwise vector multiplication code from Figure 2.7 (on
page 24) this time with type annotations. The type annotations are drawn
from the baseline type system from Section 3.2.
The code for vecpmult in Figure 4.1 contains two state type annotations:
the first at the entry-point to the procedure, starting at line 2 and ending
at line 17; and the second at the top of the body of the do-loop, starting at
line 19 and ending at line 33.
The state type at the entry-point specifies that to call vecpmult the ma-
chine must be in a state where i0 is a pointer to an array of fixed point
numbers in X memory of size n; i4 is a pointer to an array of fixed point
numbers in Y memory of size n; i1 is a pointer to an array of fixed point
numbers in X memory also of size n; i7 must contain the integer n; the con-
tents of the do-stack, dsp, is denoted by the stack variable r; and finally, the
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1 vecpmult:
2 (s, r)
3 { n : int | n > 0 }
4 [ i0 : fix xarray(n),
5 i4 : fix yarray(n),
6 i1 : fix xarray(n),
7 i7 : int(n),
8 dsp : r,
9 csp : [ x0 : junk, y0 : junk, a0 : junk,
10 i0 : fix xarray(0),
11 i4 : fix yarray(0),
12 i1 : fix xarray(0),
13 i7 : int(n),
14 dsp : r,
15 csp : s
16 ] :: s
17 ]
18 do (i7) {
19 { n : int, k : int | n > 0 /\ 0 <= k < n}
20 [ i0 : fix xarray(n-k),
21 i4 : fix yarray(n-k),
22 i1 : fix xarray(n-k),
23 i7 : int(n),
24 dsp : int(k) :: r,
25 csp : [ x0 : junk, y0 : junk, a0 : junk,
26 i0 : fix xarray(0),
27 i4 : fix yarray(0),
28 i1 : fix xarray(0),
29 i7 : int(n),
30 dsp : r,
31 csp : s
32 ] :: s
33 ]
34 x0 = xmem[i0]; i0+=1; y0 = ymem[i4]; i4+=1
35 a0=x0*y0
36 xmem[i1] = a0; i1+=1
37 }
38 ret
Figure 4.1: Pointwise vector multiplication with type annotations.
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call-stack, csp, contains at least one address (the return address). The type of
the return address specifies that x0, y0, and a0 may contain arbitrary values,
that i0, i4, and i1 will contain pointers to arrays of size zero, that i7 and
dsp will be unchanged, and finally that the return address has been popped
from the call-stack upon return.
Even though the type-annotations in Figure 4.1 take up a lot of space they
are not complete. I have left out the specification of unchanged registers. To
each unchanged register we must assign a new type variable which must be
the same in both the state type for the entry point and the state type for the
return address. The type of dsp is treated this way in Figure 4.1.
In the following explanation I leave out the store type Ψ because the type
correctness of vecpmult is independent of the rest of the store. Furthermore,
I use:
• φ1 to denote the index context {n : int | n > 0};
• φ2 to denote the index context φ1 ∧ {k : int | 0 ≤ k < n};
• ∆ to denote the type variable context s, r;
• R1 to denote the register file part of the state type at the entry-point of
vecpmult (starting at line 4 ending on line 17);
• R2 to denote the register file part of the state type at the top of the body
of the loop (starting at line 20 ending on line 33);
• and R4 to denote the regfile type which is the top of the stack type
for csp in R1, that is, the return address (starting at line 9 ending on
line 16).
To check the type for the do-loop according to rule (do) from Figure 3.9 on
page 44 we split the verification into two parts:
• Entry of the loop: We must check that the type of the entry point for
vecpmult is compatible with the type for the body of the do-loop. That
is, first we must check that R1 ⊢ i7 : int(e) and φ1 |= e > 0. Both
conditions are trivial because e is n. Second, we must check that a
substitution θ1 exists such that φ1 ⊢ θ2 : φ2 and ∆; φ1 |= R1{dsp :
int(0) :: r} <: R2[θ1]. The substitution [n 7→ n, k 7→ 0] satisfies the
requirements for θ1.
Note that the (do) rule needs no substitution for type variables as op-
posed to, for example, the rule (jmp) for jumps.
• The body of the loop: Before the body of the loop the contents of the
registers are specified by the regfile type R2. After the body of the loop
the contents of the registers are described by the regfile type R3:
[ x0 : fix, y0 : fix, a0 : fix,
i0 : fix xarray(n-k-1),
i4 : fix yarray(n-k-1),
i1 : fix xarray(n-k-1),
i7 : int(n),
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∆, φ′3 |= fix ≡ fix φ
′
3 |= n− k− 1 = n− k2
∆, φ′3 |= fix xarray(n− k− 1) <: fix xarray(n− k2)
∆, φ′3 |= R3(i0) <: R2[θ2](i0)
∆; φ′3 |= R3{dsp : int(k2) :: r} <: R2[θ2]
Figure 4.2: Part of the derivation for ∆; φ′3 |= R3{dsp : int(k2) :: r} <: R2[θ2],
just for the register i0
dsp : int(k) :: r,
csp : R4 :: s ]
The index context after the body of the loop is the same as at the top
of the body, that is, φ2. Let φ′3 be the index context φ2 ∧ {k2 : int | k <
n− 1 ∧ k2 = k + 1}. Now we must check that a substitution θ2 exists
such that φ′3 ⊢ θ2 : φ2 and ∆; φ
′
3 |= R3{dsp : int(k2) :: r} <: R2[θ2]. The
substitution [n 7→ n, k 7→ k2] satisfies the requirements for θ2.
Part of the derivation for ∆; φ′3 |= R3{dsp : int(k2) :: r} <: R2[θ2] is
shown in Figure 4.2.
Finally, we must check that the state type after the loop is compatible with
the type of the return address. This boils down to checking that
φ2 ∧ k = n |= 0 = n− k
which is true.
Points illustrated
While this simple example shows the strengths of the baseline type system,
the example also underscores the weaknesses pointed out in Section 3.4. For
instance, as the type system does not track alias-information, we cannot tell
if the two pointers in i0 and i1 have been swapped.
4.1.2 Initialisation of Array
Figure 4.3 shows the procedure fill_zero from Figure 3.14 annotated with
types. The types used in this example are drawn from the extended type
system from Section 3.6, so that alias information is tracked and we can see
how the store type changes.
Similar to the code for vecpmult the code for fill_zero in Figure 4.3
contains two state type annotations: one at the entry-point to the procedure
and one at the top of the body of the do-loop. To preserve space and increase
readability I have elided all types that are repetitions of previous given types
(in this example), marking elided types by ellipses. The code with non-elided
types is listed in Appendix A.1.
The state type at the entry-point specifies that to call fill_zero the ma-
chine must be in a state where there is at least one address p in X memory
and at p there is room for n words of memory, but we do not care about
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1 fill_zero:
2 (p, r, s)
3 {n : int | n > 0}
4 XMEM[ p -> junk[n] ]
5 [ i0 : xptr(p, 0)
6 , i11 : int(n)
7 , dsp : r
8 , csp : XMEM[ p -> int(0)[n] ]
9 [ x0 : junk
10 , i0 : xptr(p, n)
11 , i11 : int(n)
12 , dsp : r
13 , csp : s
14 ] :: s
15 ]
16 x0 = 0
17 do (i11) {
18 {..., k : int | ... /\ 0 <= k < n}
19 XMEM[ p -> int(0)[k] @ junk[n-k] ]
20 [ ...
21 , i0 : xptr(p, k)
22 , dsp : int(k) :: r
23 ]
24 xmem[i0] = x0; i0 += 1
25 }
26 ret
Figure 4.3: Initialisation of array with type annotations.
the exact location of p; i0 must contain the address p; i11 must contain the
integer n; and when fill_zero returns the memory pointed to by p is filled
with zeros, x0 has an undefined value, i0 is incremented by n, and i11 and
dsp are unchanged.
In the following I use φ1 to denote the index context {n : int | n > 0}; φ2
to denote the index context φ1 ∧ {k : int | 0 ≤ k < n}; ∆ to denote the type
variable context s, r, p; R1 and Ψ1 to denote the regfile type and store type
parts of the state type at the entry-point of fill_zero; R2 and Ψ2 to denote
the regfile type and store type parts of the state type at the top of the body
of the loop; and R4 and Ψ4 to denote the regfile type and store type which is
the top of the stack type for csp in R1.
Again, to check the type for the do-loop according the rule (do) from
Figure 3.9 on page 44 (with the suitable modifications adapting it to the
extended type system) we split the verification into two parts:
• Entry of the loop: We must check that the type of the entry point for
fill_zero, updated with the extra information that x0 contains the
integer 0, is compatible with the type for the body of the do-loop. That
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is, first we must check that R1 ⊢ i0 : int(e) and φ1 |= e > 0, both
are trivial because e is n. Second, we must check that a substitution θ1
exists such that φ1 ⊢ θ2 : φ2 and ∆; φ1 |= R1{dsp : int(0) :: r} <: R2[θ1]
and ∆; φ1 |= Ψ1 <: Ψ2[θ1]. The substitution [n 7→ n, k 7→ 0] satisfies the
requirements for θ1. The tricky part is to check that the aggregate type
for p in Φ1 is a subtype of the aggregate type for p in Ψ2[θ1]. That is,
we must check that:
∆; φ1 |= junk[n] <: int(0)[0]@junk[n− 0]
This can be verified using the rules (aggr-zerol-sub) and (aggr-seg-sub)
from Figure 3.20 on page 60.
• The body of the loop: Before the body of the loop the contents of the store
and the registers are specified by the store type Ψ2 and the regfile type
R2. After the body of the loop the contents of the store and the registers
are described by the store type Ψ3 and the regfile type R3:
XMEM [ p -> int(0)[k]
@ junk[k-k] @ int(0)[1] @ junk[n-k-1] ]
[ x0 : int(0),
i0 : xptr(p, k+1),
i11 : int(n),
dsp : int(k) :: r,
csp : (Ψ4, R4) :: s ]
(these are not listed in Figure 4.3). The index context after the body
of the loop is the same as at the top of the body, which is φ2. Let φ′3
be the index context φ2 ∧ {k2 : int | k < n − 1 ∧ k2 = k + 1}. Now
we must check that a substitution θ2 exists such that φ′3 ⊢ θ2 : φ2 and
∆; φ′3 |= R3{dsp : int(k2) :: r} <: R2[θ2] and ∆; φ
′
3 |= Ψ3 <: Ψ2[θ3]. The
substitution [n 7→ n, k 7→ k2] satisfies the requirements for θ2. Again,
the tricky part is to check that the aggregate type for p in Ψ3 is a subtype
of the aggregate type for p in Ψ2[θ2]. That is, we must check that:
∆; φ′3 |=int(0)[k]@junk[k− k]@int(0)[1]@junk[n− k− 1]
<:
int(0)[k2]@junk[n− k2]
This can be verified using the rules (aggr-zerol-sub), (aggr-split-sub)
and (aggr-seg-sub) from Figure 3.20.
Points illustrated
This example illustrates how the extended type system supports the two key
features we sought. First, it is possible to keep track of alias information.
With the type annotation we can specify that when fill_zero returns then
i0 still points to the same array as when fill_zero was called, but at the
other end of the array. Second, updates of memory locations may change
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their type. When fill_zero returns, the types specify that the array at p is
filled with zeros. The example also shows how alias types combined with
index types can be used to handle pointers into the interior of a memory
block in a flexible manner.
4.1.3 Pointwise Vector Multiplication with Prefetch
Figure 4.4 show the procedure vecpmult_prefetch from Figure 3.15 with
type annotations. The types used in this examples are drawn from the ex-
tended type system from Section 3.6. To check the example we also need the
rules from Section 3.5 that handle out-of-bound memory reads.
Like the two previous examples, the code for vecpmult_prefetch in Fig-
ure 4.4 contains two type annotations, one at the entry-point to the procedure
and one at the top of the body of the do-loop. Again, points of ellipsis mark
elided types—the code with non-elided types is listed in Appendix A.2.
The state type at the entry-point of vecpmult_prefetch specifies more or
less the same as the state type for vecpmult in Section 4.1.1. But the pointer
and aggregate types also enable us to specify, for instance, that the array
pointed to by i1 contains nonsense values, so that values stemming from i1
will not be used in computations by mistake.
In the following I use φ1 to denote the index context {n : int | n > 1}; φ2
to denote the index context φ1 ∧ {k : int | 0 ≤ k < n}; ∆ to denote the type
variable context s, r, p1, p2, p3; R1 and Ψ1 to denote the register file and store
type parts of the state type at the entry-point of vecpmult_prefetch; R2 and
Ψ2 to denote the register file and store type parts of the state type at the top
of the body of the loop; and R5 and Ψ5 to denote the regfile type and store
type which is the top of the stack type for csp in R1.
To check the type for the do-loop using the rule (do-oob) from Figure 3.16
on page 54 (with the suitable modifications adapting it to the extended type
system) we split the checking into three parts:
• Entry of the loop: We must check that the type is correct when we enter
the loop. This is much like what we had to check for fill_zero in the
previous example.
• The body of the loop: First we must check all but the last round of the
loop. This means that when we check the body of the loop we know
that k is between 0 and n − 1. Thus, we know that we do not read
out of bounds when we read from i0 and i4. Hence, after the body of
the loop the contents of the store and the registers are described by the
store type Ψ3 and the regfile type R3:
XMEM[ p1 -> fix[n],
p3 -> fix[k] @ junk[k-k] @ fix[1] @ junk[n-k-1] ]
YMEM[ p2 -> fix[n] ]
[ x0 : fix, y0 : fix, a0 : fix,
i0 : xptr(p1, k+1+1),
i4 : yptr(p2, k+1+1),
i1 : xptr(p3, k+1),
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1 vecpmult_prefetch:
2 (s, r, p1, p2, p3)
3 {n : int | n > 1}
4 XMEM[ p1 -> fix[n], p3 -> junk[n] ]
5 YMEM[ p2 -> fix[n] ]
6 [ i0 : xptr(p1, 0),
7 i4 : yptr(p2, 0),
8 i1 : xptr(p3, 0),
9 i7 : int(n-1),
10 dsp : r,
11 csp : XMEM[ p1 -> fix[n], p3 -> fix[n] ]
12 YMEM[ p2 -> fix[n] ]
13 [ x0 : junk, y0 : junk, a0 : junk,
14 i0 : xptr(p1, n+1),
15 i4 : yptr(p2, n+1),
16 i1 : xptr(p3, n),
17 i7 : int(n),
18 dsp : r,
19 csp : s
20 ] :: s
21 ]
22 x0 = xmem[i0]; i0+=1
23 y0 = ymem[i4]; i4+=1
24 do (i7) {
25 {..., k : int | ... /\ 0 <= k < n}
26 XMEM[ ..., p3 -> fix[k] @ junk[n-k] ]
27 [ ...,
28 x0 : fix,
29 y0 : fix,
30 i0 : xptr(p1, k+1),
31 i4 : yptr(p2, k+1),
32 i1 : xptr(p3, k),
33 dsp : int(k) :: r
34 ]
35 a0=x0*y0; x0 = xmem[i0]; i0+=1; y0 = ymem[i4]; i4+=1
36 xmem[i1] = a0; i1+=1
37 }
38 ret
Figure 4.4: Pointwise vector multiplication with prefetch with type annota-
tions.
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i7 : int(n),
dsp : int(k) :: r,
csp : (Ψ5, R5) :: s
]
Again, checking that Ψ3 and R3 are compatible with Ψ2 and R2 is sim-
ilar to what we did for the loop body in fill_zero in the previous
example.
• The last round of the loop: Finally, we must check the body of loop once
more, but now we know that it is the final round. Thus, the index
context is now φ2 ∧ k = n− 1, because the index context after the body
of the loop is the same as before the body of the loop.
Now, after the body of the loop the contents of the store and the regis-
ters are described by the store type Ψ4 and the regfile type R4:
XMEM[ p1 -> fix[n],
p3 -> fix[k] @ junk[k-k] @ fix[1] @ junk[n-k-1] ]
YMEM[ p2 -> fix[n] ]
[ x0 : junk, y0 : junk, a0 : fix,
i0 : xptr(p1, k+1+1),
i4 : yptr(p2, k+1+1),
i1 : xptr(p3, k+1),
i7 : int(n),
dsp : int(k) :: r,
csp : (Ψ5, R5) :: s
]
Note that x0 and y0 now contain nonsense values because they have
been read outside the arrays. Since we know that k = n− 1, Ψ4 and R4
can be rewritten to:
XMEM[ p1 -> fix[n],
p3 -> fix[n-1] @ fix[1] @ junk[n-(n-1)-1] ]
YMEM[ p2 -> fix[n] ]
[ x0 : junk, y0 : junk, a0 : fix,
i0 : xptr(p1, (n-1)+1+1),
i4 : yptr(p2, (n-1)+1+1),
i1 : xptr(p3, (n-1)+1),
i7 : int(n),
dsp : int(k-1) :: r,
csp : (Ψ5, R5) :: s
]
This is a subtype of (Ψ5, R5) when we pop the do-stack and the call-
stack.
Points illustrated
Like in the previous example we have seen that alias types and aggregate
types really shine when memory reuse is managed explicitly. We are able to
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specify that vecpmult_prefetch is called with a pointer in i1 to an unini-
tialised chunk of memory at p3, and when vecpmult_prefetch returns this
chunk of memory has been initialised. We have also seen that the out-of-
bound rules can be combined with aggregate types, that we are able to read
values from memory outside the specified arrays, and that the type system
ensures that these values are not used in a computation.
Thus the example illustrates that the two extensions to the baseline type
system presented in Section 3.5 and Section 3.6 are orthogonal. The exten-
sions can be combined without interfering with each other and to good effect.
4.1.4 Matrix multiplication
As a larger example with nested do-loops, Figure 4.5 shows a straightfor-
ward implementation of matrix multiplication in Featherweight DSP. The
code multiplies two matrices, where the first matrix has rows rows and col1
columns and the second matrix has col1 rows and col2 columns, thus the re-
sult of the multiplication is a matrix with rows rows and col2 columns. The
dimensions rows, col1, and col2 are not known statically and are given to the
procedure as arguments. The procedure also takes as argument a pointer to
where the result must stored (all arguments are passed in registers).
In this example I use the baseline type system. Again, points of ellip-
sis mark elided types, and the code with non-elided types is listed in Ap-
pendix A.3.1.
The code assumes that registers i0 and i1 contain pointers to the two ma-
trices to be multiplied; that register i2 contains a pointer to where the result
should be stored; and that registers i6, i7, and i8 contain the dimensions
of the matrices. When the code returns, register i0 and register i2 contain
pointers to arrays of size zero, and the registers a0, x0, y0, i3, i4, i5, i10,
i11, and i12 contain undefined values.
The code consists of three nested do-loops. The outermost loop iterates
through the rows of the first argument and the result. The second loop it-
erates through the columns of the second argument and the result. Notice
that we need the loop count for the second loop in a computation (to index
into the rows of the second argument). Hence, it is necessary to imitate the
loop count in a separate register i10 (there are no instructions for obtain-
ing the loop count)1. The third loop iterates through the rows of the second
argument, and computes each element in the result.
Despite the nested loops, the example does not pose any new challenges
for the type system. The only novelty is that we see how the stack type for the
do-stack, dsp, keeps track of the different loop counters. There is no reason
to go into more detail.
The example reveals a shortcoming of the extended type system, namely
that it is impossible to express with the extended type system the type of an
array where each element is an array and all the elements are different. This
limitation stems from existential quantification, because existential quantifi-
1In the real custom DSP it is possible to obtain the loop count through peripheral addressing.
But it is more efficient to just use an imitation register.
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1 matrix_mult:
2 (s, r)
3 {rows : int, col1 : int, col2 : int
4 | rows > 0 /\ col1 > 0 /\ col2 > 0}
5 [ i6 : int(rows), i7 : int(col1), i8 : int(col2),
6 i0 : fix xarray(col1) xarray(rows),
7 i1 : fix yarray(col2) yarray(col1),
8 i2 : fix xarray(col2) xarray(rows),
9 dsp : r,
10 csp : [ i6 : int(rows), i7 : int(col1), i8 : int(col2),
11 i0 : fix xarray(col1) xarray(0),
12 i1 : fix yarray(col2) yarray(col1),
13 i2 : fix xarray(col2) xarray(0),
14 a0 : junk, x0 : junk, y0 : junk,
15 i3 : junk, i4 : junk, i5 : junk,
16 i10 : junk, i11 : junk, i12 : junk,
17 dsp : r,
18 csp : s] :: s
19 ]
20 do (i6) {
21 {..., k1 : int | ... /\ 0 <= k1 < rows }
22 [ ...,
23 i0 : fix xarray(col1) xarray(rows-k1),
24 i2 : fix xarray(col2) xarray(rows-k1),
25 dsp : int(k1) :: r
26 ]
27 i3 = xmem[i0]; i0 += 1
28 i5 = xmem[i2]; i2 += 1
29 i10 = 0
30 do (i8) {
31 {..., k2 : int | ... /\ 0 <= k2 < col2 }
32 [ ...,
33 i3 : fix xarray(col1),
34 i5 : fix xarray(col2-k2),
35 i10 : int(k2),
36 dsp : int(k2) :: int(k1) :: r
37 ]
38 a0 = 0
39 i11 = i1
40 i12 = i3
Figure 4.5: Matrix multiplication. Part 1
76 Examples
41 do (i7) {
42 {..., k3 : int | ... /\ 0 <= k3 < col1 }
43 [ ...,
44 a0 : fix,
45 i11 : fix yarray(col2) yarray(col1-k3),
46 i12 : fix xarray(col1-k3),
47 dsp : int(k3) :: int(k2) :: int(k1) :: r
48 ]
49 i4 = ymem[i11]; i11 += 1
50 x0 = xmem[i12]; i12 += 1
51 i4 = i4 + i10
52 y0 = ymem[i4]
53 a0 += x0 * y0
54 }
55 xmem[i5] = a0; i5 += 1
56 i10 += 1
57 }
58 }
59 ret
Figure 4.5: Matrix multiplication. Part 2
cation is only allowed over index variables and not location variables. Sec-
tion 4.2.1 discusses this problem in more detail. The example is also some-
what unrealistic because the matrices are represented as arrays of arrays.
Again, this is addressed in Section 4.2.1 where I discuss different represen-
tations of matrices and the challenges posed by these representations for the
type system.
Points illustrated
This example shows how a more complex example with nested loops can
be handled by the baseline type system. Here the index types really shine,
because they enforce at compile time that matrix_mult is only called with
matrices with the right dimensions, and that enough memory has been al-
located for the result. Usually in matrix libraries written in high-level lan-
guages, the check of dimensions is either performed at runtime or dimen-
sions are not checked at all which can result in violation of memory safety.
What is perhaps a bit of surprise—at least it was to me—is that the example
also uncovers a defect of the extended type system: that it is impossible to
express the type of an array of unshared arrays.
4.1.5 Swapping the contents of two registers
Based on the previous examples in this chapter we might think that it is
possible to simplify the (do) rule. The substitutions we have needed to check
the body of the do loops have been almost trivial and quite similar in the
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1 multi_swap:
2 (r, s)
3 {m :int, n : int, p : int, q : int, x : int, y : int
4 | n > 0
5 /\ (n = 2*m ==> (x=p /\ y=q))
6 /\ (n = 2*m + 1 ==> (x=q /\ y=p)) }
7 [ i0 : int(n),
8 x0 : int(p),
9 y0 : int(q),
10 dsp : r,
11 csp : [ i0 : int(n),
12 x0 : int(x),
13 y0 : int(y),
14 dsp : r,
15 csp : s] :: s
16 ]
17 do (i0) {
18 {... k : int | ... /\ 0 <= k < n
19 /\ (n mod 2 = k mod 2 ==> (x=p /\ y=q))
20 /\ (n mod 2 <> k mod 2 ==> (x=q /\ y=p))}
21 }
22 [..., dsp : int(k) :: r ]
23 x0 = y0; y0 = x0
24 }
25 ret
Figure 4.6: Swapping the contents of two registers in a loop to illustrate the
generality of the (do) rule.
examples. The substitutions map every index variable other than k to itself
and k, the loop count, to the fresh index variable k2. An example that requires
a more interesting substitution is the contrived procedure multi_swap. It
swaps the contents of two registers a number of times using a do-loop. The
code for the multi_swap procedure is in Figure 4.6.
The procedure multi_swap assumes that register i0 contains a number n,
the number of times the two registers should be swapped, and that x0 and
y0 are the two registers to swap. Hence, if n is odd the end result is that
their contents are swapped; if n is even the contents of the registers are not
swapped.
Thus, the substitution we must find to check the body of the loop is:
[n 7→ n, p 7→ q, q 7→ p , x 7→ x, y 7→ y, k 7→ k2]
The interesting part is that p and q are not mapped to themselves.
In the state type in the do-loop I have used the modulo operator mod in
the index context. This is still Presburger arithmetic because modulo and
division with a constant can be translated to ordinary Presburger arithmetic.
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With this small extension it is interesting to notice the type annotations form
a complete specification of the behaviour of the procedure.
Points illustrated
This example shows the generality of the (do) rule. The example illustrates
why the (do) rule needs to be so complex with all the extra index contexts
and substitutions. The example also shows the limits of not including sum
types in the type system: it is not possible to give a more general type to
multi_swap where the contents of x0 and y0 are unspecified types and not
just integers. This is discussed in more details in Section 4.2.3.
4.2 Limitations of the type system
This section discusses in some detail some of limitations of the type systems
from Chapter 3. Some of the limitations where pointed out in Section 4.1.
4.2.1 Representation of Matrices
As already mentioned in Section 4.1.4, matrices pose a challenge for the type
systems. Before we go into details about the problems with the type systems,
we quickly review the basic strategies for representing matrices (or in general,
multi-dimensional arrays) using single-dimensional arrays. One strategy is
to represent matrices as arrays of arrays. That is, we represent a matrix with
N rows and M columns as an array of size N where each element is a pointer
to a row: an array of size M as illustrated in Figure 4.7(a). Alternatively, we
can use an array of size M where each element is a pointer to a column: an
array of size N. Another strategy is to flatten the matrix into just one array.
That is, we represent a matrix with N rows and M columns as an array of
size N ·M. Again, when we flatten the matrix we can either put the elements
in row major order, as illustrated in Figure 4.7(c), or in column major order
as illustrated in Figure 4.7(d).
In the matrix_mult example from Section 4.1.4 we saw that in the baseline
type system the regfile type:
[ i0 : fix xarray(n) xarray(m) ]
specifies that the register i0 contains a pointer to a matrix with n rows and
m columns represented as an array of fixed-point arrays.
When we try to translate this type using the extended type system we
run into problems. Our first attempt might be the following store type and
regfile type:
XMEM[ p1 -> fix [n], p2 -> xptr(p1, 0) [m] ]
[ i0 : xptr(p2, 0) ]
However this is not the type of a matrix where each element occupies one
distinct memory location. Instead it is the type of a matrix where all the
rows are shared, as illustrated in Figure 4.7(b). Notice, that with the baseline
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0,0 0,1
1,0 1,1
2,0 2,1
(a) Array of arrays, row major
x,0 x,1
(b) Array of arrays, shared
0,0 0,1 1,0 1,1 2,0 2,1
(c) Flattened, row major (C layout)
0,0 1,0 2,0 0,1 1,1 2,1
(d) Flattened, column major (Fortran layout)
Figure 4.7: Different representations of matrices
type system it is impossible to distinguish between the two representations
in Figure 4.7(a) and Figure 4.7(b). One way to fix the extended type system
is to introduce existential types over location variables in the style of Walker
[53]. If we had existential types over location variables, then we could write
the type of a matrix with n rows and m columns represented as an array of
fixed-point arrays as the following store type and regfile type:
XMEM[ p1 -> (? p . XMEM[ p -> fix [n]] xptr(p, 0)) [m] ]
[ i0 : xptr(p1, 0) ]
(where the question mark is used as ASCII notation for existential quan-
tification). Here the regfile type says that i0 contains the pointer p1 into
X memory, and the store type says that starting at location p1 there is a block
of m pointers, all distinct and different from p1, and each pointing to a block
of n fixed-point numbers. However, it is not straightforward to introduce
existential quantification over location variables, and if we are not careful it
is easy to introduce type unsoundness. I go into more detail about how to
extend the type system with existential quantification over location variables
in Section 6.1.2.
None of our type systems can handle matrices in the flattened represen-
tation because of the limitations of Presburger arithmetic. In the baseline
type system, if the register i0 contains a pointer to a matrix with n rows and
m columns represented as a single array of fixed-point numbers we would
write the regfile type:
[i0 : fix xarray(n*m) ]
This looks promising, but the index expression denoting the length of the
array is not a representable expression in Presburger arithmetic, because we
multiply two variables. Similarly, in the extended type system we would
write the store type and regfile type as:
XMEM[ p1 -> fix [n*m] ]
[ i0 : xptr(p1, 0) ]
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which suffers from the same problem.
The problem only occurs when both the number of rows and the number
of columns are not statically known. For example, if we know that there are
three rows and m columns. Then, in the baseline type system, we can write
the regfile type:
[ i0 : fix xarray(3*m) ]
which is expressible in Presburger arithmetic. In the extended type system
we have more choices. We could write the store type and regfile type as:
XMEM[ p1 -> fix [m] @ fix[m] @ fix[m]]
[ i0 : fix xptr(p1, 0) ]
or
XMEM[ p1 -> fix [3*m]]
[ i0 : fix xptr(p1, 0) ]
which are equivalent, and both types only contain index expressions which
are representable in Presburger arithmetic.
We might argue that in resource constrained embedded software with-
out dynamic memory allocation, all dimensions are always statically known,
hence the problems described in this section are of no concern. This is a weak
argument, however, because we want to be able to type check a procedure
without knowing all the places where it is called. And we want library func-
tions like matrix_mult to work with different, perhaps dynamically decided,
dimensions. Section 6.1.2 discusses other extensions to the type systems.
4.2.2 Size of Type Annotations
It is apparent from the examples shown in this chapter that the type annota-
tions can get large and somewhat unmanageable to write by hand. The two
main reasons for the size of the type annotations are:
• Lack of abstraction. The type annotations form a partial specification of
the meaning of assembler code. Hence, due to the explicit and low
level nature of assembler code, the type annotations also need to be
quite explicit.
• Repetition. As we have seen, large parts of the type annotations are
repetitions of types already given. One remedy for this problem may
be to introduce syntax for type names to allow type abbreviations in
some form.
4.2.3 Type rules not general enough
As noted in Section 3.5 and in Section 4.1.5 the lack of sum types is some-
times cumbersome when we want to make the types less precise. The trouble
typically occurs when we want to unify types stemming from different con-
trol flows. In Section 3.5 we had to make a more complicated and specialised
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1 multi_swap:
2 (r, s, a, b)
3 {n : int, m : int, t : int
4 | n > 0
5 /\ (n = 2*m ==> t = 0)
6 /\ (n = 2*m + 1 ==> t = 1) }
7 [ i0 : int(n),
8 x0 : a,
9 y0 : b,
10 dsp : r,
11 csp : [ i0 : int(n),
12 x0 : choose(t, a, b),
13 y0 : choose(t, b, a),
14 dsp : r,
15 csp : s] :: s
16 ]
Figure 4.8: Type annotations for multi_swap using choose-types.
typing rule for do-loops and in Section 4.1.5 we had to settle for less general
type annotations.
If we introduce something like the choose-types of DTAL, suggested by Xi
and Harper [55], we can write a more general type for the entry-point of the
multi_swap procedure from Section 4.1.5. Figure 4.8 shows the more general
polymorphic type for multi_swap. But choose-types are not enough if we
want to type-check multi_swap with the more general type. The (do) rule
only accommodates a substitution over index variables, not type variables.
This can be fixed, but the fix requires the type variable context, ∆, to be
threaded through all typing rules.
4.3 Comparison to Real Custom DSP Programs
In this section, I relate the examples shown in the previous section with the
statistics from Chapter 2.
I have chosen the examples presented in this chapter so that they are
somewhat representative for the code style used in the industrial partner’s
hearing aids (except for the multi_swap example). That is, most of the code
for the ROM primitives in the industrial partner’s hearing aids are based
on single do-loops used to traverse one or more arrays; so are the examples
in this chapter. Thus, I have illustrated how the type systems presented in
Chapter 3 can be used to statically check programs written for signal pro-
cessing in embedded systems.
But the code in the industrial partner’s hearing aids uses some additional
features of the custom DSP which are not illustrated by examples in this
chapter because the type systems does not handle these features:
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• Special purpose addressing modes. The custom DSP offers two special pur-
pose addressing modes described in Section 2.1.5. The first addressing
mode is modulus addressing used for cyclic buffers. The second address-
ing mode is bit-reversing addressing used for fast Fourier transformation.
Both of addressing modes cause problems because they cannot be de-
scribed by Presburger arithmetic. Section 6.1.2 discusses possible ex-
tensions to the type systems that will allow us to work around these
problems.
• Automatic scaling and shifting. The custom DSP can automatically scale
or shift data when they are copied from registers to memory. The type
system could be extended to handle this by extending the typing con-
text to track the mode of the custom DSP and mimic the behaviour of
the hardware in the typing rules. The cost of this extension is a much
more complex typing context and typing rules.
• Low level interaction with the hardware. Part of the user code in the in-
dustrial partner’s hearing aids interacts with the hardware through pe-
ripheral space. It is not clear how this should be handled in a general
manner, but specialised typing rules for typical usages of peripheral
space or a special escape hook from the type system could be intro-
duced.
4.4 Summary
In this chapter I have done two things. First, I have presented several exam-
ples in the same coding style as the code for the industrial partner’s hearing
aids. Then I have shown how the type systems from Chapter 3 can be used
to annotate these programs so that it is possible to statically check these pro-
grams for certain classes of errors. Second, I have discussed some of the
limitations of the type systems which are uncovered by the examples, and
suggested how these limitations might be overcome.
Chapter 5
Implementation
This chapter describes a proof-of-concept implementation of a type checker for
the type system described in Chapter 3. The purpose is twofold: to describe what
are the difficult and novel parts of the implementation, and to enable experimen-
tation to check that using a Presburger solver is feasible in practise for DSP assem-
bler programs.
5.1 Overview of the Checker
The proof-of-concept implementation described in this chapter is only a type
checker. The implementation does not reconstruct any nontrivial type an-
notations through inference. This means that to type check a program, the
program must have type annotations at all labels, at the top of the body of
all do-loops, and after all call instructions. That is, all the places that can be
targets for control transfer instructions. Section 5.4.1 describes some further
restrictions to simplify the implementation.
The typing rules for the judgements in Chapter 3 are mostly syntax di-
rected, so it is straightforward to derive an ML implementation that checks
whether the rules are satisfied. In the following I go through the places
where the rules are not directly syntax directed. These are the places were
some creativity is required in the type checker.
In the rest of the chapter the generic term type is used to mean either a
store type, a state type, a regfile type, a stack type, an aggregate type, or
a plain type τ (see Figure 3.1 and Figure 3.17), and t is used to range over
these.
Because the baseline type system and the extended type systems are sim-
ilar, it is possible to produce a single implementation that contains all three
type systems. This supports the claim that the out-of-bounds typing rules
from Section 3.5 really are orthogonal to the pointer arithmetic and aggre-
gate object typing rules from Section 3.6.
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5.1.1 Instructions and instruction sequences
The judgements for instructions and instruction sequences in Chapter 3 are
mostly directed by the syntactic structure of the instructions. This means
that we can systematically derive an SML implementation from the rules.
With one function for each judgement, where the body of such a judgement-
function is a big case-expression with one clause for each typing rule, and
where the pattern of each clause corresponds to the instruction in the con-
clusion of a typing rule.
The typing rules for instructions and instruction sequences in Figures 3.8,
3.9, and 3.11 are interesting challenges to implement because of three fea-
tures: (i) the typing context need to be threaded correctly, (ii) the rules are
not completely syntax directed for all instructions, and (iii) we the need to
check composite instructions.
Figure 5.1 shows an extract of the implementation of the type checker in
pseudo-ML. Here we can see that the basic skeleton of the checker is still
based on the syntactic structure of instructions.
Threading of Typing Context
It is somewhat unusual that a typing context is threaded around like in the
rules for instructions and instruction sequences in Figures 3.9 and 3.11. Infor-
mally we say that the rules take a typing context and return (part of) a new
typing context. Remember that a typing context is a type variable context,
an index variable context, and a machine configuration type. This threading
of typing context reflects the fact that the type system is control flow sensitive.
This control flow sensitivity is evident in the part of the implementation for
the rule (seq) where the typing context is threaded, and in the implementa-
tion of the rule (write) where we use the typing context to check for out off
bounds errors.
Overloaded Instructions
For some of the instructions the syntax alone is not enough to determine
which variant of the instruction we are dealing with, hence the type rules are
not directly syntax directed for these instructions. Consider the instruction:
r1 = r2 + r3
From its syntax alone, we cannot determine whether we are adding two in-
tegers, adding two fixed-point numbers, or adding an integer to a memory
address. This is a simple form of add-hoc polymorphism, sometimes called
overloading [6], which cannot be extended by the programmer. To solve the
ambiguity we use the typing context to determine which variant of the in-
struction we are checking. In the example we first check the type of r2 and
r3, and from these types we determine which type rule should be used.
In Figure 5.1 we can see an example of this kind of overloading resolution
in the implementation of the rules (incr-fix), (incr-int), and (incr-xarr). Here
all three rules are implemented in one case-clause and the types of the regis-
ter r and the arithmetic expression aexp are used to resolve the overloading.
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fun small ∆ φ Ψ1 R1 sins (Ψ2, R2) =
case sins of
rd = xmem[rs] => (* Rule (read-oob) *)
(case R1(rs) of
τ1 xarray(e) =>
let val τ2 = if φ |= e > 0 then τ1 else junk
in (Ψ2, R2{rd : τ2})
| _ => type error )
| xmem[rd] = rs => (* Rule (write) *)
(case R1(rd) of
τ1 xarray(e) =>
let val τ2 = R1(rs)
in if φ |= e > 0 then
if ∆; φ |= τ2 <: τ1 then (Ψ2, R2)
else subtype error
else out off bounds error
| _ => type error )
| r += aexp => (* Rules (incr-fix), (incr-int), (incr-xarr) *)
let val τ1 = typeOf φ Ψ1 R1 aexp
in case (R1(r), τ1) of
(fix, fix) => (Ψ2, R2)
| (int(e1), int(e2)) => (Ψ2, R2{r : int(e1 + e2)})
| ...
| ...
fun instruction ∆ φ Ψ R ins =
case ins of
sins1; ... ; sinsn => (* Rule (comp) *)
if uniqDef(sins1; ... ; sinsn) then
let val simp = small ∆ φ Ψ R
val (Ψ′,R′) = (simp sinsn ◦ · · · ◦ simp sins1) (Ψ,R)
in (φ, Ψ′, R′)
else race condition error
| ...
fun insSeq ∆ φ Ψ R I =
case I of
ins I′ => (* Rule (seq) *)
let val (φ′, Ψ′, R′) = instruction ∆ φ Ψ R ins
in insSeq ∆ φ′ Ψ′ R′ I′ =
| ...
Figure 5.1: Extract of the implementation of the type checker in pseudo-ML
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Composite Instructions
An interesting detail of the implementation is the simplicity of the part that
corresponds to the rule (par) in Figure 3.9 for composite instructions and
the judgement for small instructions in Figure 3.8. To check a composite
instruction:
sins1; . . . ;sinsn
we check each of the small instructions sinsi in the same type context. Each
yields a new machine configuration type. All these machine configuration
types must then be composed.
This parallell checking and composition is easily expressed using an id-
iom from functional programing. We let the function that checks a small
instruction return a part of the composition function. The function small
that type checks a single small instruction takes a typing context and the
small instruction as arguments, and returns a function that takes a machine
configuration type as argument and returns a machine configuration type.
That is, the function small has the signature:
val small : ∆ -> φ -> Ψ -> R -> sins -> Ψ * R -> Ψ * R
(where I am sloppy and use the syntactic categories from Chapter 3 as types).
Now the rest of the machine configuration composition function is simply the
composition of the intermediate functions returned by small.
This trick only works because the wellformedness conditions ensured by
UniqDef ensure that no race conditions can occur, that is, each register must
be assigned by at most one sinsi in a composite instruction and a single store
to each of X and Y memory is allowed.
5.1.2 Subtype check
An interesting part of the implementation is the code for testing the subtype
relations, namely to check whether one type t1 is a subtype of another type
t2 in a given type context, ∆, and index context, φ, that is ∆; φ |= t1 <: t2.
The subtype relation rules are all syntax directed except for the parts of
the rules that deal with dependent types. Instead of interleaving structural
checking of the syntax with checking of Presburger propositions, we perform
a subtype check in two phases. First, we translate the check into a Presburger
proposition without using the index context φ. Second, we check that this
proposition is satisfied. That is, ∆; φ |= t1 <: t2 is rewritten to:
φ |= [[t1 <: t2]]∆
where [[t1 <: t2]]∆ is the function that translates its arguments to a Presburger
proposition based on the syntactic structure of t1 and t2. Figure 5.2 shows
some of the parts of the definition of this translation, we omit the many
cases where the syntactic structure alone determines the result of the sub-
type check. For example, [[int(e) <: fix]]∆ translates to a false proposition,
independently of e. The translation function in Figure 5.2 is in some sense
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[[int(e1) <: int(e2)]]∆ ≡ e1 = e2
[[τ1 xarray(e1) <: τ2 xarray(e2)]]∆ ≡ e1 = e2 ∧ [[τ1 <: τ2]]∆
[[τ1 <: ∃φ.τ2]]∆ ≡ ∃n1 · · · nm.(P∧ [[τ1 <: τ2]]∆)
where φ is {n1 : int, . . . , nm : int | P}
[[∃φ.τ1 <: τ2]]∆ ≡ ∀n1 · · · nm.(P⇒ [[τ1 <: τ2]]∆)
where φ is {n1 : int, . . . , nm : int | P}
[[R1 <: R2]]∆ ≡
∧
r∈R2 [[R1(r) <: R2(r)]]∆
∧ [[R1(csp) <: R2(csp)]]∆
∧ [[R1(dsp) <: R2(dsp)]]∆
Figure 5.2: Part of the translation of a subtype check into a Presburger for-
mula.
just Figure 3.6 turned sideways, thus I shall not give a complete definition of
[[ ]]∆.
The translation of a subtype check for aggregate types is more involved
because the rules for the subtype relation for aggregate types is not syntax
directed. Section 5.3 describes the translation for aggregate types.
In the rest of this chapter I leave out the ∆ from the [[ ]]∆ function as it is
not interesting. I use [[t1 <: t2]] freely to stand for a Presburger proposition.
5.1.3 Substitutions
Another tricky part of the implementation is determining the substitutions
that we need when checking the control transfer instructions such as do and
jmp. We might hope to find a most general substitution, so that backtracking
can be avoided. Unfortunately, in general, it is impossible to find such most
general substitutions for index variables. For example, if we need to find an
index variable substitution for the index variable n2 and k2 such that the two
index expressions:
n1 + k1 and n2 + k2
are equal, then several substitutions are possible, for example:
[n2 7→ n1, k2 7→ k1]
[n2 7→ k1, k2 7→ n1]
[n2 7→ n1 + 1, k2 7→ k1 − 1]
None of these substitutions is more general that the others. Fortunately,
examining the type rules carefully, we can observe that the regfile type or
a store type occuring in a conclusion never involves a substitution from a
premise. Hence, we do not need to find the actual substitutions, we only
need to check that they exist.
Checking that a type variable substitution Θ exists is straightforward be-
cause we are only looking at type checking, not inference. For index variable
substitutions, θ, note that whenever we need to find a substitution we have
an index context φ1 and machine configuration M1 and we need to check that
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these are compatible with another index context φ2 and machine configura-
tion M2. Thus, there are two constraints that have to be satisfied:
φ1 ⊢ θ : φ2 and ∆; φ1 |= M1 <: M2[θ]
These constraints are translated into a single Presburger formula:
∀x1 · · · xn.P1 ⇒ (∃y1 · · · ym.P2 ∧ [[M1 <: M2]])
where x1 · · · xn are the index variables bound by φ1, P1 is the proposition
constraining x1 · · · xn, y1 · · · ym are the index variables bound by φ2, and P2 is
the proposition constraining y1 · · · ym (if dom(φ1) and dom(φ2) overlap we
first need to do some α-conversion to make them disjoint). We then check
this proposition for satisfiability.
5.2 Out of bounds rules
As noted in Section 3.5 the rule (read-oob) from Figure 3.16 which allows out-
of-bounds memory reads, is special because it introduces type dependency
of the index context. That is, the index context not only rules out certain
programs, the index context can also determine the syntactic structure of the
types in the conclusion of judgements. In other words, with this rule it is no
longer possible to erase all index expressions from types and still get a type
correct program. This is a departure for DTAL where it is possible to erase
all index expressions.
This might sound like we are introducing some nasty complications. But
it turns out that this case is similar to the case for overloaded instructions,
described in Section 5.1.1, and it can be handled in a straightforward man-
ner as we can see in Figure 5.1. Given an index context φ, to check a load
instruction:
rd = xmem[rs]
we proceed as follows: First, we check that rs has an array type for the right
memory bank (X memory in this case), that is, τ1 xarray(e). Second, we use
φ to check that we are guaranteed to be inside the bounds of the array, that
is, φ |= e > 0. If this check fails, then rd is given the type junk; otherwise rd is
given the type τ1 in the resulting regfile type. The case for aggregate objects
is similar with respect to the out-of-bound issues, but memory reading in
the context of aggregate objects is more involved and is described in the
following section.
5.3 Pointer Types and Aggregate Types
The two novelties in the extended type system presented in Section 3.6 are
pointer types and aggregate types. The checking of pointer types does not
introduce any new difficulties, the only new thing we have to handle is that
type substitutions must maintain alias information, which I will not describe
in detail.
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The checking of aggregate types is more challenging. Compared to what
we have to handle for the baseline type system there are two new problems
that we have to tackle:
• Index expression dependent types. In both the (read-pa) rule and in the
(write-pa) rule in Figure 3.21, we need to find the appropriate segment
of an aggregate type, and this segment dependents on the index context
and an index expression. This situation is similar to the case for out-of-
bounds memory reads, which is discussed in the previous section.
• Subtype checking of aggregate types. For all the control transfer instruc-
tions we need to check that one machine configuration is compatible
with another machine configuration. This, in turn, means that we have
to check that one store type is a subtype of another store type. This re-
quires a point-wise check that an aggregate type is a subtype of another
aggregate type. What makes this tricky is that the subtype relation for
aggregate types is rich, since we are allowed to split and join segments
based on equality for Presburger expressions.
5.3.1 Segments
In both the (read-pa) rule and in the (write-pa) rule in Figure 3.21, we need
to find the appropriate segment τi[ei] of an aggregate type τ1[e1]@ · · · @τn[en]
with respect to an index context φ and an index expression e: The segment
τi[ei] that contains element number e of the aggregate. To find the index i we
translate the problem into n propositions:
0 ≤ e < e1
0 ≤ e− e1 < e2
...
0 ≤ e− (e1 + · · ·+ en−1) < en
and find the one that is satisfied in φ. There is at most one index i for which
the corresponding proposition is satisfied if all the ejs are strictly larger than
zero, but it is not guaranteed that such an index i exists. We can ensure that
all the ejs are strictly larger than zero in the generated propositions if we
first filter out all the segments that have size zero (recall that no wellformed
segment has a size less than zero).
For rule (write-pa) in Figure 3.21 we must make sure that we only con-
struct aggregate types where all the segments have a size that is greater than
or equal to zero.
5.3.2 Subtype checking of aggregate types
In Section 5.1.2 I stated that the subtype check for aggregate types is not as
straightforward as the subtype check for the other kinds of types because
the rules for the subtype relation for aggregate types of Section 3.6.3 is not
syntax directed.
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τ21 τ22 τ23
τ11 τ12 τ13
(a)
τ21 τ22 τ23
τ11 τ12 τ13
(b)
τ21 τ22 τ23
τ11 τ12 τ13
(c)
τ21 τ22 τ23
τ11 τ12 τ13
(d)
τ21 τ22 τ23
τ11 τ12 τ13
(e)
τ21 τ22 τ23
τ11 τ12 τ13
(f)
Figure 5.3: The six general cases for matching two aggregate types, each with
three segments.
As preparation for the description of how to translate a subtype check
for aggregate types to a Presburger proposition, I present a medium sized
example, to illustrate how the translation works.
The example we shall go through is how to build a Presburger formula
for the aggregate subtype check of the form:
τ11[x1]@τ12[x2]@τ13[x3] <: τ21[y1]@τ22[y2]@τ23[y3]
(here we use xi and yi rather than ei to stand for index expressions, so that it
is easier in the following to track where the different expressions come from).
Figure 5.3 shows the six general cases for how the two aggregate types can
match up.
We build the formula from four large subformulae, one subformula for
the global structure of the two aggregate types and one for each segment, in
this case three, of the aggregate type on the left-hand side. Each subformulae
for the segments consists of a number of smaller subformulae, namely one
for each segment of the aggregate type on the right-hand side.
• First of all, the size of the two aggregate types must be the same:
x1 + x2 + x3 = y1 + y2 + y3.
• The first segment, τ11[x1], on the left-hand side: First, we note that in
all the cases of Figure 5.3 τ11 must be a subtype of τ21, if both x1 and y1
are strictly greater than zero. That is:
x1 > 0 ⇒ (y1 > 0⇒ [[τ11 <: τ21]]).
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Also, if x1 is larger than y1 then τ11 must be a subtype of τ22. This
corresponds the the cases (d), (e), and (f). Again only if both x1 and y2
are strictly greater than zero. That is:
x1 > 0⇒ (y2 > 0 ⇒ (x1 > y1 ⇒ [[τ11 <: τ22]])).
Finally, if x1 is larger than the sum of y1 and y2 then τ11 must be a
subtype of τ23, corresponding to case (f). That is:
x1 > 0⇒ (y3 > 0 ⇒ (x1 > y1 + y2 ⇒ [[τ11 <: τ23]])).
• The second segment, τ12[x2], on the left-hand side: First, if the sum
of the sizes of the previous segments, in this case only x1, is strictly
smaller than y1 then τ12 must be a subtype of τ21, corresponding to the
cases (a), (b), and (c). That is:
x2 > 0⇒ (y1 > 0 ⇒ (x1 < y1 ⇒ [[τ12 <: τ21]])).
Second, if the sum of the sizes of the previous segments is strictly
smaller than the sum y1 + y2 and if x2 is strictly larger than the dif-
ference between the sum of the sizes of the previous segments on the
right-hand side, that is y1, and the sum of the sizes of the previous seg-
ments on the left-hand side, still just x1, then τ12 must be a subtype of
τ22, corresponding to the cases (b), (c), (d), and (e). That is:
x2 > 0⇒ (y2 > 0 ⇒ ((x1 < y1 + y2 ∧ x2 > y1 − x1) ⇒ [[τ12 <: τ22]])).
Finally, if the sum of the sizes of the previous segments is strictly
smaller than the sum y1 + y2 + y3 and if x2 is strictly larger than the
difference between the sum of the sizes of the previous segments on
the right-hand side, that is y1 and y2, and the sum of the sizes of the
previous segments on the left-hand side, then τ12 must be a subtype of
τ23, corresponding to the cases (c), (e), and (f). That is:
x2 > 0⇒ (y3 > 0 ⇒ ((x1 < y1 + y2 + y3∧
x1 + x2 > y1 + y2) ⇒ [[τ12 <: τ23]])).
• The last segment, τ13[x3], on the left-hand side: First, if the sum of the
sizes of the previous segments, in this case x1 and x2, is strictly smaller
than y1 then τ13 must be a subtype of τ21, corresponding to the case (a).
That is:
x3 > 0⇒ (y1 > 0 ⇒ (x1 + x2 < y1 ⇒ [[τ13 <: τ21]])).
Second, if the sum of the sizes of the previous segments is strictly
smaller than the sum y1 + y2 then we know that x3 is strictly larger
than the difference between the sum of the sizes of the previous seg-
ments on the right-hand side and the sum of the sizes of the previous
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x1 + x2 + x3 = y1 + y2 + y3
∧
(x1 > 0 ⇒(y1 > 0⇒ [[τ11 <: τ21]])
∧(y2 > 0⇒ (x1 > y1 ⇒ [[τ11 <: τ22]]))
∧(y3 > 0⇒ (x1 > y1 + y2 ⇒ [[τ11 <: τ23]])))
∧
(x2 > 0 ⇒(y1 > 0⇒ (x1 < y1 ⇒ [[τ12 <: τ21]]))
∧(y2 > 0⇒ ((x1 < y1 + y2 ∧ x1 + x2 > y1) ⇒ [[τ12 <: τ22]]))
∧(y3 > 0⇒ ((x1 < y1 + y2 + y3 ∧ x1 + x2 > y1 + y2) ⇒ [[τ12 <: τ23]])))
∧
(x3 > 0 ⇒ (y1 > 0⇒ (x1 + x2 < y1 ⇒ [[τ13 <: τ21]]))
∧ (y2 > 0⇒ (x1 + x2 < y1 + y2 ⇒ [[τ13 <: τ22]]))
∧ (y3 > 0⇒ [[τ13 <: τ23]]))
Figure 5.4: The Presburger formula for checking the subtype relation for two
aggregate types, each with three segments.
segments on the left-hand side (the two aggregate types have the same
total size). Thus, τ13 must be a subtype of τ22, corresponding to the
cases (a), (b), and (d). That is:
x3 > 0 ⇒ (y2 > 0⇒ (x1 + x2 < y1 + y2 ⇒ [[τ13 <: τ22]])).
Finally, if x3 is strictly larger than zero, then in all the cases the sum
of the sizes of the previous segments on the left-hand side is strictly
smaller than the sum of all the sizes of the segments on the right-hand
side. Thus, τ13 must be a subtype of τ23. That is:
x3 > 0 ⇒ (y3 > 0⇒ [[τ13 <: τ23]]).
In Figure 5.4 all the subformulae from the example have been assembled.
In the example I silently made some simplifications on the fly where I left
out redundant parts of subformulae, for the sake of presentation. These
simplifications make the large formula in Figure 5.4 appears non-uniform.
However, all the subformulae can be derived in a uniform way. This
translation correspond to the second step for the second segment on the left-
hand side, that is, the part where we calculated the conditions for when τ12
should be a subtype of τ22. Hence, in the general case:
τ11[x1]@ · · · @τ1n[xn] <: τ21[y1]@ · · · @τ2m[ym]
Given a segment on the left-hand side, τ1i[xi], we want to describe the con-
ditions for when it matches part of a given segment on the right-hand side,
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[[τ11[x1]@ · · · @τ1n[xn] <: τ21[y1]@ · · · @τ2m[ym]]]∆ ≡
n
∑
i=1
xi =
m
∑
j=1
yj
∧
n∧
i=1
(
xi > 0 ⇒
m∧
j=1
(
yj > 0 ⇒ ((
i−1
∑
k=1
xk <
j
∑
l=1
yl) ∧ (
i
∑
k=1
xk >
j−1
∑
l=1
yl) ⇒ [[τ1i <: τ2j]])
))
Figure 5.5: Translation of a subtype check of aggregate types to a Presburger
formula.
τ2j[yj]. Described in natural language the conditions are that if the sum of
the sizes of the previous segments on the left-hand side is strictly smaller
than the sum sizes of the previous segments on right-hand side plus yj, and
if the sum of the sizes of the previous segments on the left-hand side plus xi
is strictly larger than the sum sizes of the previous segments on right-hand
side, and if xi and yj are larger than zero, then τ1i should be a subtype of
τ2j. In Figure 5.5 the translation of a subtype check for aggregate type into a
Presburger formula is formalised.
5.4 Checking Presburger Formulae
This section describes the techniques used to implement the satisfiability
check for Presburger formulae. The solver is based on Norrish’s implemen-
tation of the Omega-test, which is part of the HOL4 theorem prover. It is
outside the scope of this dissertation to give a complete description of the
Omega-test and Norrish’s implementation.
The Omega-test as described in [44] is an extension of Fourier–Motzkin
variable elimination [14]. But while Fourier–Motzkin variable elimination
is incomplete for integer problems the Omega-test is complete for integer
problems.
Norrish’s implementation of the Omega-test consists of two parts: a core
engine outside the HOL logic, and a library and a theory inside the HOL logic.
I am using the core engine which is written as a library in SML and is inde-
pendent of the rest of HOL. The core engine can find satisfying assignments
to formulae on the form:
∃x1x2 . . . xn.
0 ≤ c11x1 + c12x2 + · · ·+ c1nxn
∧ 0 ≤ c21x1 + c22x2 + · · ·+ c2nxn
∧
...
∧ 0 ≤ cm1x1 + cm2x2 + · · ·+ cmnxn
(core)
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where the xis are variables and the cijs are integer constants. We say that
formulae on the form (core) are n core form, and use C to denote the syntactic
category of formulae of the form:
0 ≤ ci1x1 + ci2x2 + · · ·+ cinxn.
Now note that all the formulae that we have to check are of one of two
forms:
• ∀x1 · · · xn.P1 ⇒ P2, stemming from the judgement φ |= P2, where
x1 · · · xn are the index variables bound by φ and P1 is the proposition
constraining these, described in Section 3.1.5.
To check a formula on this form, we first rewrite it to:
¬∃x1 · · · xn.¬(P1 ⇒ P2)
then rewrite ¬(P1 ⇒ P2) to disjunctive normal form and distribute the
existential on each disjunct:
¬((∃x1 · · · xn.C1) ∨ · · · ∨ (∃x1 · · · xn.Cm))
Now each disjunct is of core form and we can use the core engine. If
we find a satisfying assignment for one of the disjuncts then we have
found a counterexample for the original formula; otherwise the original
formula is true.
For this form I assume that there are no universal or existential quanti-
fiers in P1 and P2. If there are quantifiers in P1 or P2, we would be in a
situation similar to the next case.
• ∀x1 · · · xn.P1 ⇒ (∃y1 · · · ym.P2 ∧ [[t1 <: t2]]), stemming from substitu-
tions as described in Section 5.1.3.
To check a formula of this form we first eliminate the existential quan-
tifier, and the quantifiers that might be in the formula [[t1 <: t2]] and
then proceed as in the previous case.
5.4.1 Elimination of Existential Quantifiers
The elimination of the existential quantifier in the second form, however, is
not straightforward. Pugh and Wonnacott [45] describes how elimination of
existential quantifiers is implemented in their Omega-test. In Norrish’s im-
plementation of the Omega-test the part that does elimination of existential
quantifiers is implemented inside the HOL logic. Hence, it is not possible to
directly reuse Norrish’s implementation in my solver. Yet, the algorithm is
well described and exists in several implementations thus it could be reim-
plemented if needed. I get back to this issue in Section 6.1.5.
I have only implemented a crude and incomplete elimination algorithm: If
we want to eliminate the existential quantifier ∃x.P we check whether P is of
the form (x = e)∧ P′ (perhaps after using some associative and commutative
rewrites) and if it is then we substitute e for x in P′, thus eliminating x.
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While this is simple, it is sufficient to check four of the five examples in
Chapter 4. The example that cannot be checked is the multi_swap procedure,
here the checking fails because I have not implemented support for modulo
with constants in my checker.
Furthermore, to simplify the implementation I impose the following re-
strictions on type annotations:
• no existential types are allowed,
• only the top-level state type annotations at labels are allowed to in-
troduce new type variables (but new index variables can be introduced
almost anywhere),
• and finally nested state types are not allowed to introduce new type
variables nor new index variables.
The lack of proper quantifier elimination is the reason why I have imposed
these restrictions, because they eliminate nested quantifiers stemming from
existential types and state types, thus we only have to deal with the quanti-
fiers stemming from the need to check that substitutions exists when check-
ing control transfer instructions as described in Section 5.1.3.
5.5 Benchmarks
One of the reasons for making the proof-of-concept implementation described
in this chapter is to test the thesis that an implementation based on a solver
for Presburger arithmetic is feasible in practise to use for handwritten DSP
assembler code. Practical feasibility means two things here: that the pro-
grammer does not have to write an inordinate amount of type annotations,
and that the type checker does not have to use too much time or too much
memory to check a type annotated program. Both of these notions of practi-
cal feasibility are deliberately vague, because they are largely dependent on
taste and situation.
To test the thesis I have made a small benchmark suite to obtain per-
formance numbers and to form an idea of how many type annotations are
needed. Figure 5.6 shows the benchmark numbers for this small suite of ex-
ample programs. In the figure I report the number of lines of code and the
number of lines taken up by type annotations. Strictly speaking, the number
of lines taken up by type annotations is not a meaningful measure because
type annotations are not line oriented, but I have tried to write the type an-
notations in a natural style, so that the numbers are somewhat meaningful.
The first four programs in Figure 5.6 are the first four examples from
Chapter 4. The other programs are:
• matrix_mult_extended is a version of the matrix multiplication exam-
ple but with type annotations from the extended type system. Thus,
each of the three matrices only contains one shared row, according
to the type system. The code for this example can be found in Ap-
pendix A.3.2.
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Program Code Types Total Parse Check
(# lines) (# lines) (# lines) (sec.) (sec.)
vecpmult 7 22 29 0.033 0.013
fill_zero 6 21 27 0.030 0.015
vecpmult_prefetch 8 32 40 0.049 0.056
matrix_mult 21 35 56 0.084 0.136
matrix_mult_extended 21 53 74 0.106 0.191
add_im_part 7 16 23 0.029 0.009
add_im_part_extended 7 18 25 0.032 0.012
sum_re_im_part 9 19 28 0.041 0.031
all_repeated_six 516 1296 1812 2.326 2.580
Figure 5.6: Benchmark numbers.
• add_im_part takes an array of complex numbers represented as an flat
array of fix point numbers as input, and sums all the imaginary parts,
that is, all the elements on the odd indexes. The code uses the prefetch
idiom. The type annotations are drawn from the baseline type system.
See Appendix A.4.1.
• add_im_part_extended is the same program as add_im_part, but uses
the extended type system for type annotations. See Appendix A.4.2.
• sum_re_im_part is similar to add_im_part. The code sums both the
real parts and the imaginary parts of an array of complex numbers.
The code uses the prefetch idiom and makes two out-of-bounds reads.
See Appendix A.5.
• all_repeated_six is all the programs above repeated six times, with
labels suitably renamed, in one program. This is an attempt to get
a rough measurement of how long it would take to check the entire
corpus of ROM primitives in the industrial partner’s hearing aids.
This program has 48 procedures whereas there are 43 ROM primitives.
But this program only takes up 512 lines of code (not including type
annotations) whereas the ROM primitives take up 1074 lines of code.
On the other hand this program has more procedures with nested do-
loops (all the matrix multiplications procedures) than the corpus of
ROM primitives.
For each of the performance benchmarks I ran the test in a loop 2000
times and then found the average running time. Hence the reported times
are probably a bit slower than what they would be in a one-shot run because
of garbage collection. All tests were performed on my lightly loaded IBM
thinkpad, with a 733 MHz Intel Pentium III (Coppermine) processor and
384 Mb RAM, running Linux. None of the examples needed more than 4 Mb
to be checked.
The performance numbers in Figure 5.6 strongly suggest that a type checker
based on a Presburger solver is practically feasible for handwritten DSP as-
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sembler programs. It is stunning that the example programs are checked as
fast as they are read from disk and parsed, albeit the parser is implemented
with backtracking parser combinators and not optimised in any way. If the
all_repeated_six example program really is representative of the ROM
primitives, then we can check the entire corpus of the industrial partner’s
ROM primitives in about ten seconds (including the reading and parsing of
files).
On the other hand, the amount of type annotations looks a bit daunting.
Roughly speaking there are almost three times as many lines of type annota-
tions as there are code lines. This is not to surprising as little has been done
to make the type annotations smaller, through syntactic sugar, for instance.
5.6 Summary
In this chapter I have described the interesting parts of my proof-of-concept
SML implementation of a type checker for the type system and extensions
presented in Chapter 3. We have seen how to handle the parts of the judge-
ments in Chapter 3 that are not syntax directed. In particular we have seen
how to translate a subtype check into a pure Presburger proposition, also for
aggregate types, which can then be checked for satisfiability. Finally, I have
presented some benchmark numbers that suggest that a type checker based
on a Presburger solver is practically feasible for handwritten DSP assembler
programs. This implementation allows us to make a quantitative measure-
ment of the type annotations in whereas the measurement in the previous
chapter was qualitative.
Chapter 6
Future Work and Related Work
This chapter evaluates the work presented in the previous three chapters, suggests
how this work can be extended, and compares the work with related research.
6.1 Future Work
In the previous three chapters I have shown that DTAL’s type system can be
adapted for Featherweight DSP, and that this type system can be used for
giving type annotations for handwritten DSP assembler code using common
idioms such as memory prefetch, and that these annotations can be automat-
ically checked. The main goal for this work is to test the thesis presented in
Section 1.1, but the work is also interesting on its own. This section describes
how the work in the previous chapters could be extended.
6.1.1 Extensions to Featherweight DSP
Featherweight DSP from Section 2.3 does not handle all the features of the
real custom DSP. For instance, the modulo and reverse binary addressing
modes (see Section 2.1.5) are not handled. The real custom DSP also sup-
ports:
• Reading and writing to the same address in both X and Y memory in
one instruction. For example, the instruction:
x0,y0 = xymem[i4]
loads the data at i4 in X memory into the register x0 and the data at
i4 in Y memory into register y0. This is useful for representing an
array of complex numbers where the real part is in X memory and the
imaginary part is in Y memory, for instance.
It would not be too much work to extend the abstract machine, type
systems, and implementation with this feature.
• Multiple labels into the same instruction sequence. It is, for example,
common for procedures in assembly language to have multiple entry
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points. It would not be a lot of work to allow this in the syntax of
Featherweight DSP and the abstract machine could also be extented
to handle this. The important property to preserve is that jumps into
the body of a do-loop are disallowed, that is, labels in the body of a
do-loop are not allowed. Similar, the type system and implementation
can be extended to handle multiple labels in the same instruction se-
quence. The problem here is to minimise how many type annotations
are needed.
• Auto increment when indirect addressing is used in control transfer
instructions. For example:
jmp(i0); i0 += 1
The abstract machine for Featherweight DSP can easily be extended to
handle this feature. But it is not clear how easily this feature could be
handled in the type system. This feature is not used in the industrial
partner’s code, hence I have not been motivated to work out the details.
6.1.2 Extentions to the Type Systems
The DTAL baseline type system in Section 3.2 and the alias types used the
extended type system in Section 3.6 have been stripped to the most essential
features to simplify the type systems, to ease the implementation, and to get
a better understanding of which features of the type systems are the most
essential ones. This section examines which features would be nice to add to
the type system, and what we would gain from adding these features.
Store Polymorphism
As described in Section 1.4.3 store polymorphism is used to abstract the por-
tion of the store that is of no concern for a given procedure. This is a con-
venient and useful abstraction mechanism. Without store polymorphism the
type annotations have to describe the type of all locations in the store, and if
dynamic allocation is allowed this is not even possible. Even when there is
no dynamic allocation, having to write down the type for the whole store for
each procedure is unworkable for handwritten types.
Store polymorphism is not included in the extended type system in Sec-
tion 3.6. This is an omission from my side. Simply put, I forgot it and when
I discovered my error, it was not the time to try and fix it.
However, I firmly believe that it would not be a problem to extend the type
system from Section 3.6 to include store polymorphism and to extend the
implementation to handle this feature. The mechanisms needed are similar
to what is used for stack polymorphism.
Existential Types
In the current type system existential quantification is only allowed over in-
dex variables. In Section 4.1.4 and Section 4.2.1 we saw that
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tification over at least location variables as well is needed for describing an
array of arrays or pointer structures in general.
Aside for the example in Section 4.1.4 it is not clear how much gain gen-
eral existential types would be for typical signal processing code which typ-
ically does not use pointer structures. Furthermore, if we introducing exis-
tential quantification over pointer variables we have to be careful or we will
introduce type unsoundness. For example, given the following store type
and regfile type:
XMEM[ p1 -> (? p . XMEM[ p -> fix [n]] xptr(p, 0)) [m] ]
[ i0 : xptr(p1, 0) ]
(again the question mark is used as ASCII notation for existential quantifica-
tion). If we read an element from i0:
i1 = xmem[i0]
it is not enough to just update the regfile type with the new type for i1. That
is, the following store type and regfile type is not correct:
XMEM[ p1 -> (? p . XMEM[ p -> fix [n]] xptr(p, 0)) [m] ]
[ i0 : xptr(p1, 0),
i1 : ? p . XMEM[ p -> fix [n]] xptr(p, 0) ]
because these types does not record that the pointer in the first element of p1
and the pointer in i1 both point to the same location. Thus, when we read
an element from i0 we must change both the store type and the regfile type
to track alias information:
XMEM[ p’ -> fix[n]
p1 -> xptr(p’, 0)[1]
@ (? p . XMEM[ p -> fix [n]] xptr(p, 0)) [m-1] ]
[ i0 : xptr(p1, 0),
i1 : xptr(p’, 0) ]
Grossman [20] makes similar observations about the subtle interaction of
mutation, aliasing, and existential types. Grossman shows how existential
types can integrate in a C-like programming language, perhaps it is possible
to adapt his techniques for Featherweight DSP.
May-Alias Types
One of the limitations of alias types is that it is impossible to describe that two
pointers may alias, it is only possible to specify that two pointer are the same
(by using the same location ρ) or that they are different (by using different
location variables ρ1 and ρ2). This is crucial for the destructive type-changing
updates to be safe. This precision might result in inabilty to reuse a piece of
code that takes multiple arguments, where it does not matter whether the
arguments alias or not. For example, the type annotations for the procedure
vecpmult_prefetch on page 72 specify that i0 and i7 contain pointers to
two district blocks of memory. But the code would work even if i0 and i7
contain the same pointer.
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This limitation of the type system is inherited from Walker and Morrisett
[52]. Smith et al. [50] describe how may-alias constraints can be added to a
type system similar to mine. What is needed is that pointers that might be
aliased must point to type-invariant aggregate objects. That is, it is possible
to view the array types from the baseline type system as may-alias types, the
problem is how to safely convert a ptr type to an array type.
Recursive Types
Walker and Morrisett [52] and Walker [53] have a µ operator for describing
recursive types such as singly-linked lists, and a rec operator for describing
parameterised recursive types such as doubly-linked lists or trees where the
nodes have a parent pointer.
I think that it would not be a big problem to extend the type system and
the implementation with these operators. Although one complication might
be that these recursion operators are usually used together with existential
quantification over location variables, and as we saw above we have to look
out for the subtle interaction of mutation, aliasing, and existential types. Be-
sides, pointer data structures are rare in embedded signal processing, so it is
not clear that the extra complication is worthwhile in this context.
Sum Types
Experience from high-level programming languages shows that sum types
(also known as union types) can be useful, especially for programs that do
symbolic manipulations, such as compilers.
Xi and Harper [55] suggest to extend DTAL with sum types using the
syntax:
choose(e, τ0, . . . , τn−1)
where e is an index expression. This stands for a type which must be one of
τ0, . . . , τn−1 determined by e: the type is τi if e = i.
As mentioned in Section 3.5 if we have sum types then it is not necessary
to change the rule for do-loops to handle the prefetch idiom. It suffices to
change the rule for reading from memory. Figure 6.1 shows the adapted
rule for reading from memory using a choose type. In this rule we need to
introduce a new index variable t, thus the judgement for small instructions
need to be changed such that the index context is threaded through the rules.
Instead of introducing a new index variable, we can use an alternative syntax
for choose types:
choose(P1 ⇒ τ1, . . . , Pn => τn)
This stands for a type which must be one of τ1, . . . , τn determined by which
Pi is true: the type is τi if Pi is true. The problem with this syntax is that we
must ensure that if Pi and Pj both are true then τi and τj must be equal.
Aside from the reading from out of bounds I have not found any signal
processing examples where I needed sum types, which is why they have been
left out.
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(read-choose)
R(r2) = τ xarray(e) t 6∈ dom(φ)
φ′ = φ ∧ {t : int | 0 ≤ t ≤ n ∧ (e > 0⇒ t = 0)}
∆; φ;Ψ; R ⊢ r1 = xmem[r2] ⇒ φ′; R{r1 : choose(t, τ, junk)}
Figure 6.1: A type rule for reading from memory using choose types.
Pointer Equality
It would be nice if the type system could handle discovery of pointer equality.
For example, if we add an extra branch instruction, bpeq to test equality of
pointers:
bpeq r1, r2, v
This instruction transfers control to v if r1 and r2 are equal; otherwise execu-
tion continues with the following instruction and we know that r1 and r2 are
not equal.
The type rule for the bpeq instruction would be something like (here for
locations in X memory):
R(r1) = xptr(ρ1, e1)
R(r2) = xptr(ρ2, e2)
Ψ; R ⊢ v : ∀∆′.∀φ′. (Ψ′, R′)
φ ∧ e1 = e2 ⊢ θ : φ′ ∆? ; φ ∧ e1 = e2 ⊢ Θ : ∆′
∆? ; φ ∧ e1 = e2 |= R??? <: R′[Θ][θ]
∆? ; φ ∧ e1 = e2 |= Ψ??? <: Ψ′[Θ][θ]
∆; φ;Ψ; R ⊢ bpeq r1, r2, v ⇒ φ∧?;Ψ?; R?
But there are some problems that must be solved:
• What should the store type Ψ??? and the regfile type R??? be? In Ψ???
and R??? the locations ρ1 and ρ2 should be merged, and the types that
they map to should be unified to the most specific. Also if one of the
locations ρ1 or ρ2 is a location variable it should be removed from ∆?,
and if both ρ1 or ρ2 are variables one of them should be removed.
• How should the index context be updated after the instruction? The
problem is that the two pointers can be different for two reasons: either
ρ1 and ρ2 are different or ρ1 and ρ2 are equal but e1 and e2 are not equal.
One way to work around these problems would be to restrict which point-
ers that can be compared. Again, we can take a leaf from the C standard [27]
which specifies that only pointers into the same aggregate object (i.e., struct
or array) can be compared (if two pointers that point into different aggregate
104 Future Work and Related Work
objects are compared the result is unspecified). A type rule that enforces this
restriction can easily be formulated:
R(r1) = xptr(ρ1, e1)
R(r2) = xptr(ρ1, e2)
ρ1 = ρ2
Ψ; R ⊢ v : ∀∆′.∀φ′. (Ψ′, R′)
φ ∧ e1 = e2 ⊢ θ : φ′ ∆; φ ∧ e1 = e2 ⊢ Θ : ∆′
∆; φ ∧ e1 = e2 |= R <: R′[Θ][θ]
∆; φ ∧ e1 = e2 |= Ψ <: Ψ′[Θ][θ]
∆; φ;Ψ; R ⊢ bpeq r1, r2, v ⇒ φ ∧ e1 6= e2;Ψ; R
By requiring that ρ1 is equal to ρ2 this rule enforces that the pointers are into
the same aggrgate object
Nested Aggregate Types
In Section 3.6 I briefly mentioned that aggregate types are not as first-class
as tuples normally are because aggregate types cannot be nested. That is,
aggregate types are not allowed as element types for segments. The rea-
son for this restriction is that if we allowed nested aggregate type, we could
write the type of a flattened matrix with m columns and n rows as (τ[m])[n]
(where m and n are index variables) which is equivalent to the flat aggregate
type τ[m · n], and this type uses an index expression with multiplication of
variables which is not allowed in Presburger arithmetic.
But we could allow nested aggregate types with at most one index vari-
able involved in the nesting. That is, types like (τ[2])[n] or (τ[n])[2] which
are both equivalent to the flat aggregate type τ[2 · n]. This would enable suc-
cinct descriptions of aggregate type such as (int(e)[1]@fix[1])[64], that are
currently cumbersome to write out by hand.
Extending the syntax to allow nested aggregate types with at most one
index variable involved in the nesting would be easy, and because these types
can be written as flat aggregate types it can be viewed as a pure preprocessing
step. Thus, none of the current typing rules or the implementation (except
for the parser) would have to changed.
Position Dependent Types
It would be interesting to try and extend the type system to allow arrays
where the type of an element is dependent on the position of the element in
the array. A possible syntax for this could be:
τ xarray(e){i}
where i is an index variable which is bound in τ and we know that 0 ≤ i < e.
That is, the rule for well-formed arrays must be changed to:
i 6∈ dom(φ) ∆; φ ∧ {i : int | 0 ≤ i < e} ⊢wf τ φ ⊢wf e
∆; φ ⊢wf τ xarray(e){i}
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(read-pd)
R(r2) = τ xarray(e){i} φ |= e > 0
∆; φ;Ψ; R ⊢ r1 = xmem[r2] ⇒ [r1 : τ[i 7→ 0]]
(write-pd)
R(r1) = τ1 xarray(e){i} φ |= e > 0
R(r2) = τ2 ∆; φ |= τ2 <: τ1[i 7→ 0]
∆; φ;Ψ; R ⊢ xmem[r1] = r2 ⇒ []
(incr-pd)
R(r) = τ xarray(e1){i}
Ψ; R ⊢ aexp : int(e2) φ |= e2 > 0
∆; φ;Ψ; R ⊢ r += aexp⇒ [r : τ[i 7→ i + e2] xarray(e1 − e2){i}]
Figure 6.2: Type rules for position dependent types.
Position dependent types would allow us to, for example, write the type
of an integer array with n elements where the element at position i has the
value i:
int(i) xarray(n){i}
And we can also write the type of an integer array with n elements where
the element at position i has a value e which is strictly smaller than i:
(∃{e : int | e < i}.int(e)) xarray(n){i}
The hard part of this extension is how to adapt the rules for pointer arith-
metic, reading from memory, and writing to memory where we have to be
a bit careful. Figure 6.2 shows rules for incrementing an array pointer, for
reading from memory, and for writing to memory. These rules use substitu-
tions to ensure the position variable i does not escape its scope. The crucial
rule is the rule (incr-pd) for incrementing a pointer: when a register r that
contains a pointer to an array with e1 elements, is incremented with e2, then r
contains a pointer to an array with e1− e2 elements. The element that used to
be at position i with type τ (which may contain the index variable i) is now
at position i− e2, but we have not changed the element, thus the type of the
element must now be τ with all occurrences of i replaced with i + e2.
I have not found any direct use for this extension alone for signal process-
ing algorithms. My original motivation for position dependent types was to
combine it with some form of sum types to handle initialisation and reuse of
arrays, but I was never able to work out all the details and instead I turned
to alias types which, I think, is a much nicer solution.
It is also possible to extend aggregate types with position dependent
types. The first thing we have to decide is, whether the type of an element
should be dependent on the position of the element in the current segment,
or the position of the element in the whole aggregate object. It is also hard to
find a syntax that fits well with the current syntax for aggregate types. Given
that I do not have a really useful example on which to test this extension, I
have not worked out the details for aggregate types.
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Mix Existential Quantification and Aggregate Types
It would be nice to allow existential quantification of index variables over
aggregate types. This would for example allow us to specify that at location
ρ in X memory is a sorted integer array of size n:
{n : int, i : int | 0 ≤ i < n}
XMEM[ρ 7→ ∃{ f : int}.( (∃{e : int | e < f}.int(e))[i]
@ int( f )[1]
@ (∃{g : int | f < g}.int(g))[n− i− 1])
What this type says is that, for all positions i between zero and n there exists
an integer f such that the aggregate at ρ in X memory can be split into three
segments. First, there is a segment with i elements, all integers strictly less
than f (but the elements are not necessarily equal to each other):
(∃{e : int | e < f}.int(e))[i]
Second, there is a segment of one element that contains the integer f :
int( f )[1]
Finally, there is a segment with n− i− 1 elements, all integers strictly greater
than f (but the elements are not necessarily the equal to each other):
(∃{g : int | f < g}.int(g))[n− i− 1]
The only way these contraints can be satisfied is if the array at ρ is sorted and
all the elements are different.
While it is straightforward to extend the type syntax to allow existential
quantification of index variables over aggregate types and to extend the algo-
rithm from Section 5.3.2 to decide subtyping and equality of such aggregate
types, it is not clear how to adapt the rules in Figure 3.21 for reading from
and writing to memory.
Soundness Proof
The main purpose of the work presented in this thesis has been to test
whether it is possible to make a nice type system for low-level handwrit-
ten assembler code. Hence, the focus has been on the design of the type
system. Before we knew that the type system presented is practically use-
ful the marginal utility of making a formal proof was small. Now when the
work is more complete and the design has settled a bit it is worth to try and
complete a formal soundness proof for the presented type system.
6.1.3 Systematic Testing
As described in the previous section, we can make a formal proof to validate
the type rules. And while the might raise our confidence for the type system,
it will say nothing about whether the implementation actually implements
the type system described by the typing rules. We might consider making a
formal proof of correctness and correspondance for the implementation, but
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the type systems described in this dissertation are rather compilcated and the
implementation involve a complex decision procedure for Presburger arith-
metic. Thus, a complete formal proof is probably not feasible with today’s
techniques.
The next best thing to a formal proof is systematic testing. To systemti-
cally test whether an implementation of a type checker correspond to a set
of typing rules we might build a test suite, where there is at least two test for
each typing rule: one where the rule succeeds and one where it fails. Futher-
more, for each typing rule with more that one premise we can make tests
such each premise is tested. For example, for the rule (beq) in Figure 3.9 on
page 44 we would need at least six tests. Five failure tests: one test where r is
not an integer, one test where v is not a code address, one test where we can-
not jump to v because we cannot find a substitution for the index variables,
one test where we cannot find a substitution for the type and stack variables,
and one test where the regfile type R is not a subtype of R′[Θ][θ]; and one
test where all premises are satisfied and the rule succeeds.
This strategy will work well for the (mostly) syntax directed judgements.
But for the more complex parts of the type systems in Chapter 3, such as
subtype checking for aggregate types, we will need a sighly different strategy
to test interesting corner cases. For example, we want failure and success test
cases for each of the six cases in Figure 5.3 plus tests for the limits of these
cases.
While such a systematic and rigorous test suite would raise our confi-
dence in the implementation (and possible also in the type system itself), it
is of course no guarantee for correctness.
6.1.4 Larger Examples
The examples in the benchmark suite from Section 5.5 gives a good indica-
tion of how the type annotations can be used for handwritten DSP code and
how well the implementation performs on such programs, it would be nice
with some more examples and perhaps also some larger examples as well.
One way to make the benchmark suite more convincing would be to port
all the ROM primitives from the industrial partner’s code to Featherweight
DSP. The biggest problem of doing so would be how to handle the features
Featherweight DSP have left out, see Section 6.1.1. If Featherweight DSP, the
type system, and the implementation were extended with just the ability to
handle reading from and writing to peripheral space, and reading from and
writing to the same address in both X and Y memory, then most of the ROM
primitives could be translated real custom DSP assembler to Featherweight
DSP automatic.
6.1.5 Improve Implementation
In this section I list some of the improvements to my proof-of-concept imple-
mentation that I would like to implement, but have yet to find time for.
108 Future Work and Related Work
Proper Quantifier Elimination
As described in Section 5.4.1 I have only implemented at crude incomplete
form of quantifier elimination. There exists a complete algorithm for quanti-
fier elemination described by Pugh and Wonnacott [45] and this algorithm is
implemented by Norrish in the Kananaskis release (and later) of the theorem
prover HOL4 [37]. Hence, I do not think that it would be too much work to
add proper quantifier elimination to my implementation.
Better Handling of Equality Constraints
In my current implementation, equality constraints, that is, index proposi-
tions on the form e1 = e2, are used only for quantifier elimination. After
quantifier elimination, equality constraints are rewritten to two inequalities
e1 ≤ e2 ∧ e2 ≤ e1 which is suboptimal.
Pugh and Wonnacott [45] state that it is vital for the performance on their
example to first eliminate as many variables as possible by rewriting with
equalities and Norrish [38] reports similar experience. The performance of
my simple implementation has been more than adequate for my experiments,
but a better one would permit more convenient handling of formulae such
as:
m = 0∧ n ∗m ≤ 0
(where m and n are variables). At first sight this is not a Presburger formula,
because the variables m and n are multiplied. But if we rewrite with the first
equality, then we get the formula:
n ∗ 0 ≤ 0
which is a Presburger formula (and is true). Such preprocessing of the for-
mulae would be useful for procedures which only need to work for a finite
set of constants.
Automatic Elimination of Division and Modulo Operations With
Constants
Formulae with divisions and modulo operations with constant arguments
can be automatically rewritten to formulae without division and modulo.
Again, this is implemented in HOL4 so it should not be difficult to add to
my implementation.
Together with a better handling of equality constraints this would enable
the implementation to handle the modulo auto-increment addressing mode
(see Section 2.1.5) of the real custom DSP.
Alternative Data Structure For Managing Constrains
As described in Section 5.4, the current implementation expands a formula
into Disjunctive Normal Form (DNF) before feeding the formula piecewise,
one disjunct at a time, to the core engine. Remember that the core engine can
be used to find satisfying assignments to formulae in core form (see (core)
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on page 93). The expansion to DNF results in an exponential blowup of the
formula, which is undesirable.
Instead of expanding to DNF we could use Binary Decision Diagrams (BDDs)
[4] to manage what is fed to the core engine: Given a formula P, to each dis-
tinct subformula Ci on the form:
0 ≤ ci1x1 + ci2x2 + · · ·+ cinxn
(that is, each leaf) assign a Boolean BDD variable bi, then build the BDD B
for the Boolean formula P′, where P′ is P[Ci 7→ bi] for all Ci in P. We now
traverse all paths from the root of B to the terminal node 1 one path at a
time, translate each path to a formula on core form, and feed this formula
to the core engine until a contradiction is found. A path is translated to a
formula by translating each node on the path to a constraint and then make
a conjunction of all these constraints. To translate a node ni to a constraint
we first find the associated BDD variable bi, then we find the constraint Ci
that bi was assigned to, and if we follow the high edge (true) from ni in the
path we are translating then Ci is the translation of ni; otherwise, if we follow
the low edge (false), ¬Ci is the translation of ni.
There is no guarantee that Bwill not be exponentially larger than the orig-
inal formula P, but from model checking we know that B is often propotional
to P. But even if B is propotional to P there might still be an exponential num-
ber of paths to follow in B. Still, this algorithm seems to offer many more
opportunities for sharing and optimisations than using DNF.
Chan et al. [7], Seshia and Bryant [49] use similar techniques for combin-
ing BDDs and Presburger arithmetic.
Another possibility would be to try and extend BDDs such that they can
represent Presburger formulae. Difference Decision Diagrams (DDDs) [32]
are an example on how to extend BDDs to represent a first order logic over
constraints of the form x − y ≤ d, where x and y are variables and d is a
constant. Linear Decision Diagrams (LDDs) [19] can represent Presburger
formulae using a BDD-like data structure.
Local Type Inference
In Chapter 4 and Section 5.5 we saw that with the current implementation it
is necessary with a somewhat large amount of type annotation in the source
code. I think that many of these annotations could be automatically inferred,
because most of them I have inferred mechanically by hand. The annotations
for do-loop looks like they are a good place to start, as they usually just fall
out from the context and the body of the loop.
The problem with type inference is that there are no principal typings for
indexed types, which means that in general no best type can be inferred.
6.2 Related Work
This section compares my work with related research.
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TAL ◦ • ◦ ◦ •
DTAL • • • ◦ •
LinTAL ◦ • •
LowTAL ◦ • ◦ • ◦ • •
TALT ◦ • ◦ • ◦ ◦ • •
Featherweight DSP • • ◦ • ◦
Figure 6.3: Comparison of different type system for low-level languages.
6.2.1 Typed Assembler Languages
Since the influential work of Morrisett et al. [33] there has been a lot of re-
search of type systems for low-level languages. Figure 6.3 shows a schematic
comparison of Featherweight DSP and five other typed assembly languages.
The other languages in Figure 6.3 are:
• TAL. Based on the papers [34, 36, 33, 50, 52, 21] which describe differ-
ent subset of the implementation TALx86 for the IA32 instruction set
architecture.
• DTAL. Based on [55, 56].
• LowTAL. Low-level Typed Assembly Language, based on [8]. The au-
thors use the name LTAL but this creates a name conflict in this com-
parison. LowTAL is based on Typed Machine Language [51]. It can be
translated to real Sparc code.
• LinTAL. Based on [9]. Again, the original name used by the authors is
LTAL. LinTAL also allow direct manual reuse of memory, in some sense
their cell type corresponds to my junk type: one word of memory. But
they do not have indexed types.
• TALT. TAL Two, based on [12]. Like LowTAL TALT is intended to be a
fully formalised and have machine-checkable safety proof.
The categories measured in Figure 6.3 are:
Bounds check elimination. Does the type system track the value of inte-
ger exressions so that bounds check for array indexing can be moved
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around freely and potentially be completely eliminated. Only DTAL
and Featherweight DSP offer full support. LowTAL and TALT track
some limited form of information about integer expressions, which po-
tentially could be used for eliminating bound check.
Control-flow sensitive. All the type systems support either alias types or
sigleton types of some sort, which enables the type system to be control-
flow sensitive.
General pointer arithmetic. Only LowTAL, TALT, and Featherweight DSP
support pointer arithmetic. None support arbitrary arithmetric opera-
tions on pointers. The focus for pointer arithmetic is different, Feather-
weight DSP concentrates on supporting pointer arithmetic to enable ex-
plicit and flexible data manipulation and reuse, whereas LowTAL and
TALT concentrates on pointer arithmetic for code addresses. LowTAL
supports just enough pointer arithmetic to enable position-independent
code. TALT support enough pointer arithmetic to enable relative ad-
dressing.
Relies on garbage collector. Only LinTAL and Featherweight DSP have the
explicit goal of not relying on a garbage collector. But LinTAL have
support for co-existing with a garbage collector. Featherweight DSP
does not even support dynamic allocation of memory.
Pseudo-instructions. Some TALs have pseudo-instructions for compare-and-
branch, datatype tag-checking, or memory allocation which is trans-
lated to a sequence of real machine instructions or a call to a runtime
system (this is called atomicity in [8]). For DTAL and LinTAL this is
hard to determine because they do not compile to real machine code,
the basis for the markings in this coloumn is that DTAL has an alloc
which cannot be implemented with a single instruction on conventional
hardware. LinTAL on the other hand does not have an alloc instruc-
tion. The other markings in this coloumn is based on the table in [8].
Build-in data type repr. Does the system comes with predefined datatypes
such as arrays and tuples, or can the user (human or compiler) of the
system freely chose data type representation. DTAL comes with prede-
fined arrays, and the only datatype in LinTAL is pairs.
Explicit memory reuse. Can memory be explicitly managed and reused or
does the system enforce the type invariance principle. The only two
system that have explicit memory management clearly stated as a goal
is LinTAL and Featherweight DSP. TAL, LowTAL, and TALT seems to
be using alias types, but only for seperating allocation and seperation
initialisation.
Real Machine. Does the system support tranlation to a real machine lan-
guage. TAL and TALT is based Pentium code and each LowTAL in-
struction corresponds to at most one Sparc instruction. DTAL and Lin-
TAL only have interpreters for their instruction sets. Featherweight DSP
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can mostly be translated straightforwardly to real custom DSP assem-
bler, the only exception is the branching instructions.
Machine checked proofs. TAL, DTAL, and LinTAL only have hand-checked
proof. LowTAL and TALT have machine checked proofs (which are
mostly done). Featherweight DSP has no formal proof at all.
The languages compared in Figure 6.3 are, by far, not the only related re-
search on type system for low-level languages, others include Heap Bounded
Assembly Language [3] and Crary and Weirich [13]. Both of these use type
systems to give upper limit guarantees on resource bounds.
Ahmed and Walker [1] presents a logical framework for reasoning about
adjacency, separation of memory blocks, and aliasing. The logic is deployed
as a type system for a formal model stack-based assembly language. Their
modality for adjancency is similar to my append operator @ for aggregate
types. But their modalities are not combined with index types.
6.2.2 Sized Types
The work on Sized Types by Pareto [41] and Chin et al. [10] is similar to
my work. We both employ type systems based on Presburger arithmetic to
track the size of arrays and to find certain classes of errors in software for
embedded systems. While Pareto devised type systems that can catch an
impressive array of classes of program errors:
• non-exhaustive patterns,
• partial numerical operators,
• partial library functions,
• explicit failures,
• call chains too large for the stack,
• data-structures too large for the heap,
• space leaks,
• rate conflicts,
• busy loops,
• deadlocks.
Pareto does so by introducing two new programming languages (neither can
handle the full list of classes of errors) with associated programming styles.
I, in contrast, concentrate on a much smaller list of classes of errors, and try
to follow the guidelines from Section 1.1.4. That is, I work with the existing
coding style and an existing assembler language used in embedded systems
today.
6.2.3 Cyclone
As described in Section 1.4.4, Cyclone [28, 22] shares many goals with the
work presented in this dissertation. Cyclone is a low-level language with
a high-level type system, and Cyclone targets handwritten code. But Cy-
clone concentrates on security and not resource contrained embedded soft-
ware, thus some trade-offs have been made which are not appropriate for
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embedded DSP code. Cyclone has for example support for several flavours
of dynamic memory allocation: allocation in a global heap which is garbage
collected, stack allocation corresponding to local-declaration blocks in C, and
dynamically growable regions. But Cyclone does not support manual man-
agement of static memory where a static location in memory can contain
objects of different types at different points in time during execution.
I think that my work and Cyclone could be interesting to combine. This
combination could be taken in two directions:
• To use Cyclone to widen the scope of my work. While I have concen-
trated on code for embedded DSP programs, I believe that my combi-
nation of alias types and indexed types, and aggregate types are useful
outside the scope of embedded DSP code. An interesting project would
be to extend Cyclone with these constructs.
Jim et al. [28], for example, reports that the biggest performance prob-
lem of Cyclone stems from the use of fat pointers.
My combination of alias types and indexed types can be seen as fat
pointers checked at compile time rather than at runtime, and thus
bringing no runtime overhead, neither in execution time nor memory
for storing bounds.
• To extend Cyclone with features useful for embedded DSP code. Sim-
ilar to how DSP-C [15] extends C. That is, Cyclone could be extended
with language support for fixed-point number and circular arrays and
pointers so that signal processing algorithms can be efficiently compiled
to DSPs.
6.2.4 AnnoDomini
Eidorff et al. [16] and Ramalingam et al. [46] use a type system and type
inference to detect and repair Year 2000 problems in COBOL programs. Their
type construct for COBOL records are similar to my aggregate types. Like
my aggregate types their record types allow different views. But their record
type have statically known sizes whereas my aggregate types can have a
symbolic size which might be unknown.
Chapter 7
Conclusion
7.1 Summary
In this dissertation I have presented my thesis:
A high-level type system is a good aid for developing signal process-
ing programs in handwritten Digital Signal Processor (DSP) assembler
code.
To test this thesis I have made a model assembler language called Feath-
erweight DSP which captures some of the essential features of a real cus-
tom DSP used in the industrial partner’s digital hearing aids: zero-overhead
looping hardware, instruction-level parallelism, hardware support for pro-
cedure abstraction, and sequential traversal of arrays using pointer arith-
metic. I have presented a baseline type system which is the type system
of DTAL adapted to Featherweight DSP. Then I have explained two classes
of programs that uncovers some shortcomings of the baseline type system.
The classes of problematic programs are exemplified by a procedure that ini-
tialises an array for reuse, and a procedure that computes point-wise vector
multiplication. The latter uses a common idiom of prefetching memory re-
sulting in out-of-bounds reading frommemory. I then present two extensions
to the baseline type system: The first extension is a simple modification of
some type rules to allow out-of-bounds reading from memory. The second
extension is based on two major modifications of the baseline type system:
• Abandoning the type-invariance principle of memory locations and us-
ing a variation of alias types instead.
• Introducing aggregate types making it possible to have different views
of a block of memory, thus enabling type checking of programs that
directly manage and reuse memory.
I then show that both the baseline type system and the extended type system
can be used to give type annotations to handwritten DSP assembler code, and
that these annotations precisely and succinctly describe the requirements of
a procedure. I have implemented a combined proof-of-concept type checker
for both the baseline type system and the extended type system. I get good
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performance results on a small benchmark suite of programs representative
of handwritten DSP assembler code. The good performance is achieved de-
spite that I have used a simple-minded implementation strategy and use
Moscow ML (which is an interpreter) as implementation platform. These
empirical results are encouraging and strongly suggest that it is possible to
build a robust implementation of the type checker which is fast enough to be
called every time the compiler is called, and thus can be an integrated part
of the development process.
7.2 Contributions
With this dissertation I have made the following main contributions:
• I have introduced a small well-defined formal model assembler lan-
guage called Featherweight DSP. Even though Featherweight DSP is
derived from the assembler language for a custom DSP, Featherweight
DSP captures the essential features generally found for embedded fixed-
point DSPs.
Thus, Featherweight DSP can be used as a stepping stone into the field
of embedded signal processing programs for researchers in program-
ming language theory who are interested in this field, but do not have
the time for a full scale domain investigation.
• I have successfully adapted the type system of DTAL to Featherweight
DSP, and shown how to handle the features of embedded DSPs with
this type system.
This enables us to show that an unchanged DTAL type system is not
suitable for handwritten assembler code. DTAL is designed to be a
machine-generated target language and relies on a runtime system.
Thus, programs in DTAL are not meant to directly manage and reuse
memory.
• I have shown how alias types and indexed types can be combined to
handle restricted pointer arithmetic.
• I have introduced a novel type construct called aggregate types. Aggre-
gate types allow different views on a block of memory, and are flexible
enough to allow direct memory reuse in programs.
• I have implemented a proof-of-concept type checker and clearly de-
scribed the limitation of the implementation. Despite that the theoreti-
cal complexity of the type checker is worse that super-exponential [40]
in the size of checked annotations, a small empirical study suggests that
it practically feasible to use the type checker in the daily development
process.
All in all I believe that I have shown that it is possible to develop a prac-
tically useful type checker for handwritten DSP assembler code with type
annotations; that such a type checker can help to catch certain classes of
7.2. Contributions 117
untrapped errors, such as memory safety violations; and that the type anno-
tations also will supplement the documentation of assembler code.
While my work has been narrowly concentrated on code for embedded
DSP programs, I firmly believe that my combination of alias types and in-
dexed types, and aggregate types are useful outside this scope.
The question is: what is a Mahnamahna?
Appendix A
Complete Example Code Listings
A.1 Fill an array with zeros
The complete listing of the example described in Section 4.1.2, Figure 4.3 with
no types elided.
1 fill_zero:
2 (p, r, s)
3 {n : int | n > 0}
4 XMEM[ p -> junk[n] ]
5 [ i0 : xptr(p, 0)
6 , i11 : int(n)
7 , dsp : r
8 , csp : XMEM[ p -> int(0)[n] ]
9 [ x0 : junk
10 , i0 : xptr(p, n)
11 , i11 : int(n)
12 , dsp : r
13 , csp : s
14 ] :: s
15 ]
16 x0 = 0
17 do (i11) {
18 (p, r, s)
19 {n : int, k : int | n > 0 /\ 0 <= k < n}
20 XMEM[ p -> int(0)[k] @ junk[n-k] ]
21 [ x0 : int(0)
22 , i0 : xptr(p, k)
23 , i11 : int(n)
24 , dsp : int(k) :: r
25 , csp : XMEM[p -> int(0)[n]]
26 [ x0 : junk
27 , i0 : xptr(p, n)
28 , i11 : int(n)
29 , dsp : r
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30 , csp : s
31 ] :: s
32 ]
33 xmem[i0] = x0; i0 += 1
34 }
35 ret
A.2 Pointwise Vector Multiplication with Prefetch
The complete listing of the example described in Section 4.1.3, Figure 4.4 with
no types elided.
1 vecpmult_prefetch:
2 (s, r, p1, p2, p3)
3 {n : int | n > 1}
4 XMEM[ p1 -> fix[n], p3 -> junk[n] ]
5 YMEM[ p2 -> fix[n] ]
6 [ i0 : xptr(p1, 0),
7 i4 : yptr(p2, 0),
8 i1 : xptr(p3, 0),
9 i7 : int(n-1),
10 dsp : r,
11 csp : XMEM[ p1 -> fix[n], p3 -> fix[n] ]
12 YMEM[ p2 -> fix[n] ]
13 [ x0 : junk, y0 : junk, a0 : junk,
14 i0 : xptr(p1, n+1),
15 i4 : yptr(p2, n+1),
16 i1 : xptr(p3, n),
17 i7 : int(n),
18 dsp : r,
19 csp : s
20 ] :: s
21 ]
22 x0 = xmem[i0]; i0+=1
23 y0 = ymem[i4]; i4+=1
24 do (i7) {
25 (s, r, p1, p2, p3)
26 {n : int, k : int | n > 1 /\ 0 <= k < n}
27 XMEM[ p1 -> fix[n], p3 -> fix[k] @ junk[n-k] ]
28 YMEM[ p2 -> fix[n] ]
29 [ x0 : fix,
30 y0 : fix,
31 i0 : xptr(p1, k+1),
32 i4 : yptr(p2, k+1),
33 i1 : xptr(p3, k),
34 i7 : int(n),
35 dsp : int(k) :: r,
36 csp : XMEM[ p1 -> fix[n], p3 -> fix[n] ]
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37 YMEM[ p2 -> fix[n] ]
38 [ x0 : junk, y0 : junk, a0 : junk,
39 i0 : xptr(p1, n+1),
40 i4 : yptr(p2, n+1),
41 i1 : xptr(p3, n),
42 i7 : int(n),
43 dsp : r,
44 csp : s
45 ] :: s
46 ]
47 a0=x0*y0; x0 = xmem[i0]; i0+=1; y0 = ymem[i4]; i4+=1
48 xmem[i1] = a0; i1+=1
49 }
50 ret
A.3 Matrix Multiplication
This section lists the code for the matix multiplication example in described
in Section 4.1.4 in two different versions that only differs in the type annota-
tions.
A.3.1 Matrix Multiplication Baseline Types
The complete listing of the example described in Section 4.1.4, Figure 4.5 with
no types elided.
1 matrix_mult:
2 (s, r)
3 {rows : int, col1 : int, col2 : int
4 | rows > 0 /\ col1 > 0 /\ col2 > 0}
5 [ i6 : int(rows),
6 i7 : int(col1),
7 i8 : int(col2),
8 i0 : fix xarray(col1) xarray(rows),
9 i1 : fix yarray(col2) yarray(col1),
10 i2 : fix xarray(col2) xarray(rows),
11 dsp : r,
12 csp : [ i6 : int(rows),
13 i7 : int(col1),
14 i8 : int(col2),
15 i0 : fix xarray(col1) xarray(0),
16 i1 : fix yarray(col2) yarray(col1),
17 i2 : fix xarray(col2) xarray(0),
18 a0 : junk, x0 : junk, y0 : junk,
19 i3 : junk, i4 : junk, i5 : junk,
20 i10 : junk, i11 : junk, i12 : junk,
21 dsp : r,
22 csp : s] :: s
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23 ]
24 do (i6) {
25 {rows : int, col1 : int, col2 : int,
26 k1 : int
27 | rows > 0 /\ col1 > 0 /\ col2 > 0
28 /\ 0 <= k1 < rows
29 }
30 [ i6 : int(rows),
31 i7 : int(col1),
32 i8 : int(col2),
33 i0 : fix xarray(col1) xarray(rows-k1),
34 i1 : fix yarray(col2) yarray(col1),
35 i2 : fix xarray(col2) xarray(rows-k1),
36 dsp : int(k1) :: r,
37 csp : [ i6 : int(rows),
38 i7 : int(col1),
39 i8 : int(col2),
40 i0 : fix xarray(col1) xarray(0),
41 i1 : fix yarray(col2) yarray(col1),
42 i2 : fix xarray(col2) xarray(0),
43 a0 : junk, x0 : junk, y0 : junk,
44 i3 : junk, i4 : junk, i5 : junk,
45 i10 : junk, i11 : junk, i12 : junk,
46 dsp : r,
47 csp : s] :: s
48 ]
49 i3 = xmem[i0]; i0 += 1
50 i5 = xmem[i2]; i2 += 1
51 i10 = 0
52 do (i8) {
53 {rows : int, col1 : int, col2 : int,
54 k1 : int, k2 : int
55 | rows > 0 /\ col1 > 0 /\ col2 > 0
56 /\ 0 <= k1 < rows
57 /\ 0 <= k2 < col2
58 }
59 [ i6 : int(rows),
60 i7 : int(col1),
61 i8 : int(col2),
62 i0 : fix xarray(col1) xarray(rows-k1),
63 i1 : fix yarray(col2) yarray(col1),
64 i2 : fix xarray(col2) xarray(rows-k1),
65 i3 : fix xarray(col1),
66 i5 : fix xarray(col2-k2),
67 i10 : int(k2),
68 dsp : int(k2) :: int(k1) :: r,
69 csp : [ i6 : int(rows),
70 i7 : int(col1),
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71 i8 : int(col2),
72 i0 : fix xarray(col1) xarray(0),
73 i1 : fix yarray(col2) yarray(col1),
74 i2 : fix xarray(col2) xarray(0),
75 a0 : junk, x0 : junk, y0 : junk,
76 i3 : junk, i4 : junk, i5 : junk,
77 i10 : junk, i11 : junk, i12 : junk,
78 dsp : r,
79 csp : s] :: s
80 ]
81 a0 = 0
82 i11 = i1
83 i12 = i3
84 do (i7) {
85 {rows : int, col1 : int, col2 : int,
86 k1 : int, k2 : int, k3 : int
87 | rows > 0 /\ col1 > 0 /\ col2 > 0
88 /\ 0 <= k1 < rows
89 /\ 0 <= k2 < col2
90 /\ 0 <= k3 < col1
91 }
92 [ i6 : int(rows),
93 i7 : int(col1),
94 i8 : int(col2),
95 i0 : fix xarray(col1) xarray(rows-k1),
96 i1 : fix yarray(col2) yarray(col1),
97 i2 : fix xarray(col2) xarray(rows-k1),
98 i3 : fix xarray(col1),
99 i5 : fix xarray(col2-k2),
100 i10 : int(k2),
101 a0 : fix,
102 i11 : fix yarray(col2) yarray(col1-k3),
103 i12 : fix xarray(col1-k3),
104 dsp : int(k3) :: int(k2) :: int(k1) :: r,
105 csp : [ i6 : int(rows),
106 i7 : int(col1),
107 i8 : int(col2),
108 i0 : fix xarray(col1) xarray(0),
109 i1 : fix yarray(col2) yarray(col1),
110 i2 : fix xarray(col2) xarray(0),
111 a0 : junk, x0 : junk, y0 : junk,
112 i3 : junk, i4 : junk, i5 : junk,
113 i10 : junk, i11 : junk, i12 : junk,
114 dsp : r,
115 csp : s] :: s
116 ]
117 i4 = ymem[i11]; i11 += 1
118 x0 = xmem[i12]; i12 += 1
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119 i4 = i4 + i10
120 # nop instruction needed here in real custom DSP assembler
121 y0 = ymem[i4]
122 a0 += x0 * y0
123 }
124 xmem[i5] = a0; i5 += 1
125 i10 += 1
126 }
127 }
128 ret
A.3.2 Matrix Multiplication Extended Types
This version uses type annotations from the extended type system. Thus,
each of the three matrices only contains one shared row, according to the
type system.
Types have been elided in this version, because the implementation auto-
matically insert the types that should be repeated.
1 matrix_mult:
2 (s, r, p1, p2, p3, p4, p5, p6)
3 {rows : int, col1 : int, col2 : int
4 | rows > 0 /\ col1 > 0 /\ col2 > 0}
5 XMEM[ p1 -> fix[col1],
6 p3 -> xptr(p1, 0)[rows],
7 p5 -> junk[col2],
8 p6 -> xptr(p5, 0)[rows]
9 ]
10 YMEM[ p2 -> fix[col2],
11 p4 -> yptr(p2, 0)[col1]
12 ]
13 [ i6 : int(rows), i7 : int(col1), i8 : int(col2),
14 i0 : xptr(p3, 0),
15 i1 : yptr(p4, 0),
16 i2 : xptr(p6, 0),
17 dsp : r,
18 csp : !(){}.
19 XMEM[ p1 -> fix[col1]
20 , p3 -> xptr(p1, 0)[rows]
21 , p5 -> fix[col2]
22 , p6 -> xptr(p5, 0)[rows]
23 ]
24 YMEM[ p2 -> fix[col2]
25 , p4 -> yptr(p2, 0)[col1]
26 ]
27 [ i6 : int(rows), i7 : int(col1), i8 : int(col2),
28 i0 : xptr(p3, rows),
29 i1 : yptr(p4, 0),
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30 i2 : xptr(p6, rows),
31 a0 : junk, x0 : junk, y0 : junk,
32 i3 : junk, i4 : junk, i5 : junk,
33 i10 : junk, i11 : junk, i12 : junk,
34 dsp : r,
35 csp : s] :: s
36 ]
37 do (i6) {
38 { k1 : int | 0 <= k1 < rows }
39 [ i0 : xptr(p3, k1),
40 i2 : xptr(p6, k1),
41 dsp : int(k1) :: r
42 ]
43 i3 = xmem[i0]; i0 += 1
44 i5 = xmem[i2]; i2 += 1
45 i10 = 0
46 do (i8) {
47 { k2 : int | 0 <= k2 < col2 }
48 XMEM[ p5 -> fix[k2] @ junk[col2-k2] ]
49 [ i3 : xptr(p1, 0),
50 i5 : xptr(p5, k2),
51 i10 : int(k2),
52 dsp : int(k2) :: int(k1) :: r
53 ]
54 a0 = 0.0
55 i11 = i1
56 i12 = i3
57 do (i7) {
58 { k3 : int | 0 <= k3 < col1 }
59 [ a0 : fix,
60 i11 : yptr(p4, k3),
61 i12 : xptr(p1, k3),
62 dsp : int(k3) :: int(k2) :: int(k1) :: r
63 ]
64 i4 = ymem[i11]; i11 += 1
65 x0 = xmem[i12]; i12 += 1
66 i4 = i4 + i10
67 y0 = ymem[i4]
68 a0 += x0 * y0
69 }
70 xmem[i5] = a0; i5 += 1
71 i10 += 1
72 }
73 }
74 ret
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A.4 Sum of Imaginary Parts
Takes an array of complex numbers represented as an flat array of fix point
numbers as input, and sums all the imaginary parts, that is, all the elements
on the odd indexes. The code uses the prefetch idiom.
The code is listed in two different versions that only differs in the type
annotations.
A.4.1 Baseline Types
The type annotations in this version are drawn from the baseline type system.
Types have been elided in this version, because the implementation auto-
matically insert the types that should be repeated.
1 add_im_part_prefetch:
2 (s, r)
3 { n : int | n > 0}
4 [ i0 : fix xarray(2*n),
5 i7 : int(n),
6 dsp : r,
7 csp : [ a0 : fix,
8 i0 : fix xarray(-2),
9 dsp : r,
10 csp : s
11 ] :: s
12 ]
13 a0 = 0.0
14 x0 = xmem[i0]; i0+=2
15 do (i7) {
16 { k : int | 0 <= k < n}
17 [ a0 : fix,
18 x0 : fix,
19 i0 : fix xarray(2*n - 2*k - 2),
20 dsp : int(k) :: r
21 ]
22 a0 += x0; x0 = xmem[i0]; i0+=2
23 }
24 ret
A.4.2 Extended Types
The type annotations in this version are drawn from the extended type sys-
tem.
Types have been elided in this version, because the implementation auto-
matically insert the types that should be repeated.
1 add_im_part_extended:
2 (s, r, p)
3 { n : int | n > 0}
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4 XMEM[p -> fix[n + n]
5 [ i0 : xptr(p, 0),
6 i7 : int(n),
7 dsp : r,
8 csp : XMEM[p -> fix[n] @ fix[n] ]
9 [ a0 : fix,
10 i0 : xptr(p, 2*n),
11 dsp : r,
12 csp : s
13 ] :: s
14 ]
15 a0 = 0.0; i0+=1
16 do (i7) {
17 { k : int | 0 <= k < n}
18 [ a0 : fix,
19 i0 : xptr(p, 2*k),
20 dsp : int(k) :: r
21 ]
22 x0 = xmem[i0]
23 a0 += x0; i0+=2 ; xmem[i0] = x0
24 }
25 ret
A.5 Sum Over Complex Numbers
The code sums both the real parts and the imaginary parts of an array of
complex numbers. The code uses the prefetch idiom and makes two out-
of-bounds reads. The type annotations are drawn from the baseline type
system.
Types have been elided in this version, because the implementation auto-
matically insert the types that should be repeated.
1 sum_re_im_prefetch:
2 (s, r)
3 { n : int | n > 0}
4 [ i0 : fix xarray(2*n),
5 i7 : int(n),
6 dsp : r,
7 csp : [ a0 : fix, b0 : fix,
8 i0 : fix xarray(-2),
9 dsp : r,
10 csp : s
11 ] :: s
12 ]
13 a0 = 0.0; b0 = 0.0
14 x0 = xmem[i0]; i0+=1
15 x1 = xmem[i0]; i0+=1
16 do (i7) {
128 Complete Example Code Listings
17 { k : int | 0 <= k < n}
18 [ a0 : fix, b0 : fix,
19 x0 : fix, x1 : fix,
20 i0 : fix xarray (2*(n - k - 1)),
21 dsp : int(k) :: r
22 ]
23 a0 += x0; b0 += x1; x0 = xmem[i0]; i0+=1
24 x1 = xmem[i0]; i0+=1
25 }
26 ret
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